{"id":"https://openalex.org/W1991778684","doi":"https://doi.org/10.1109/mixdes.2014.6872222","title":"A defect-tolerant multiplexer using differential logic for FPGAs","display_name":"A defect-tolerant multiplexer using differential logic for FPGAs","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1991778684","doi":"https://doi.org/10.1109/mixdes.2014.6872222","mag":"1991778684"},"language":"en","primary_location":{"id":"doi:10.1109/mixdes.2014.6872222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2014.6872222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035916982","display_name":"Arwa Ben Dhia","orcid":null},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arwa Ben Dhia","raw_affiliation_strings":["TELECOM ParisTech, Institut TELECOM","[LTCI, Telecom Paristech, Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TELECOM ParisTech, Institut TELECOM","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"[LTCI, Telecom Paristech, Paris, France]","institution_ids":["https://openalex.org/I12356871","https://openalex.org/I4210165912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075679572","display_name":"Mariem Slimani","orcid":"https://orcid.org/0000-0003-0997-2394"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mariem Slimani","raw_affiliation_strings":["TELECOM ParisTech, Institut TELECOM","[LTCI, Telecom Paristech, Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TELECOM ParisTech, Institut TELECOM","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"[LTCI, Telecom Paristech, Paris, France]","institution_ids":["https://openalex.org/I12356871","https://openalex.org/I4210165912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018022196","display_name":"L\u00edrida Naviner","orcid":"https://orcid.org/0000-0002-6320-4153"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lirida Naviner","raw_affiliation_strings":["TELECOM ParisTech, Institut TELECOM","[LTCI, Telecom Paristech, Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TELECOM ParisTech, Institut TELECOM","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"[LTCI, Telecom Paristech, Paris, France]","institution_ids":["https://openalex.org/I12356871","https://openalex.org/I4210165912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8158,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64040036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"375","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.848655104637146},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8198673725128174},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7987991571426392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6186739802360535},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5528485774993896},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5527799725532532},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5458877086639404},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5318472385406494},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5210123062133789},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5119613409042358},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49953579902648926},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48225003480911255},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.455799400806427},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.454324871301651},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4383319914340973},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3922445476055145},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3781764805316925},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2799634337425232},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20413002371788025},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.14645057916641235},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1233447790145874},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08043983578681946},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07402047514915466}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.848655104637146},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8198673725128174},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7987991571426392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6186739802360535},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5528485774993896},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5527799725532532},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5458877086639404},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5318472385406494},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5210123062133789},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5119613409042358},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49953579902648926},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48225003480911255},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.455799400806427},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.454324871301651},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4383319914340973},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3922445476055145},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3781764805316925},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2799634337425232},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20413002371788025},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.14645057916641235},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1233447790145874},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08043983578681946},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07402047514915466},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mixdes.2014.6872222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2014.6872222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01062063v1","is_oa":false,"landing_page_url":"https://imt.hal.science/hal-01062063","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE 21st Mixed Design of Integrated Circuits and Systems Conference (MIXDES), Jun 2014, Lublin, Poland. pp.375-380","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1598922540","https://openalex.org/W1985188775","https://openalex.org/W2000260960","https://openalex.org/W2036953450","https://openalex.org/W2051640730","https://openalex.org/W2082418834","https://openalex.org/W2109406176","https://openalex.org/W2110864115","https://openalex.org/W2113645429","https://openalex.org/W2116821691","https://openalex.org/W2124334694","https://openalex.org/W2129724685","https://openalex.org/W2136964633","https://openalex.org/W2137726865","https://openalex.org/W2139258857","https://openalex.org/W2142139702","https://openalex.org/W2156547554","https://openalex.org/W4252048065","https://openalex.org/W6676123840","https://openalex.org/W6679564955"],"related_works":["https://openalex.org/W2151236218","https://openalex.org/W4234601000","https://openalex.org/W2197466303","https://openalex.org/W1512285683","https://openalex.org/W2187918628","https://openalex.org/W2139569078","https://openalex.org/W2254425074","https://openalex.org/W2135636985","https://openalex.org/W1522436970","https://openalex.org/W1607849496"],"abstract_inverted_index":{"As":[0],"the":[1,9,40,43,50,113],"dimensions":[2],"of":[3,42,124],"CMOS":[4],"devices":[5],"scale":[6],"down":[7],"to":[8,65,69,108],"nanometers,":[10],"manufacturing":[11],"defects":[12,71,102],"are":[13,33],"becoming":[14],"a":[15,54,96,104],"challenging":[16],"concern":[17],"in":[18,30],"current":[19],"and":[20,46,73,80],"future":[21],"technologies.":[22],"This":[23,62],"work":[24],"aims":[25],"at":[26],"improving":[27],"defect":[28,93],"tolerance":[29],"FPGAs":[31],"which":[32],"certainly":[34],"affected":[35],"by":[36,95],"technology":[37],"downsizing.":[38],"Since":[39],"cornerstone":[41],"FPGA":[44,125],"logic":[45,118],"interconnect":[47],"resources":[48],"is":[49],"multiplexer,":[51],"we":[52],"propose":[53],"defect-tolerant":[55],"multiplexer":[56],"architecture":[57,63],"based":[58],"on":[59],"differential":[60,117],"logic.":[61],"proved":[64],"be":[66],"more":[67,81],"resilient":[68],"single":[70,92],"(opens":[72],"bridges)":[74],"than":[75,83],"its":[76,109],"single-ended":[77],"standard":[78],"counterpart":[79],"compact":[82],"existing":[84],"hardened":[85],"architectures.":[86],"The":[87],"architectures":[88],"were":[89],"studied":[90],"under":[91],"injection":[94],"tool":[97],"that":[98],"models":[99],"several":[100],"possible":[101],"for":[103,121],"given":[105],"design":[106],"according":[107],"extracted":[110],"netlist.":[111],"Eventually,":[112],"robustness":[114],"gain":[115],"using":[116],"was":[119],"assessed":[120],"different":[122],"sizes":[123],"look-up":[126],"tables.":[127]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}