{"id":"https://openalex.org/W1997966098","doi":"https://doi.org/10.1109/mixdes.2014.6872151","title":"Improved analytical potential modeling in double-gate tunnel-FETs","display_name":"Improved analytical potential modeling in double-gate tunnel-FETs","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1997966098","doi":"https://doi.org/10.1109/mixdes.2014.6872151","mag":"1997966098"},"language":"en","primary_location":{"id":"doi:10.1109/mixdes.2014.6872151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2014.6872151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110486124","display_name":"Michael Graef","orcid":null},"institutions":[{"id":"https://openalex.org/I45155027","display_name":"Technische Hochschule Mittelhessen","ror":"https://ror.org/02qdc9985","country_code":"DE","type":"education","lineage":["https://openalex.org/I45155027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Graef","raw_affiliation_strings":["Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]},{"raw_affiliation_string":"Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064073094","display_name":"Thomas Holtij","orcid":null},"institutions":[{"id":"https://openalex.org/I45155027","display_name":"Technische Hochschule Mittelhessen","ror":"https://ror.org/02qdc9985","country_code":"DE","type":"education","lineage":["https://openalex.org/I45155027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Holtij","raw_affiliation_strings":["Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]},{"raw_affiliation_string":"Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005978586","display_name":"Franziska Hain","orcid":"https://orcid.org/0000-0002-5097-2751"},"institutions":[{"id":"https://openalex.org/I45155027","display_name":"Technische Hochschule Mittelhessen","ror":"https://ror.org/02qdc9985","country_code":"DE","type":"education","lineage":["https://openalex.org/I45155027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Franziska Hain","raw_affiliation_strings":["Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]},{"raw_affiliation_string":"Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025487651","display_name":"Alexander Kloes","orcid":"https://orcid.org/0000-0002-6485-1512"},"institutions":[{"id":"https://openalex.org/I45155027","display_name":"Technische Hochschule Mittelhessen","ror":"https://ror.org/02qdc9985","country_code":"DE","type":"education","lineage":["https://openalex.org/I45155027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alexander Kloes","raw_affiliation_strings":["Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Hochschule Mittelhessen, Competence Center for Nanotechnology and Photonics, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]},{"raw_affiliation_string":"Competence Center for Nanotechnol. & Photonics, Tech. Hochschule Mittelhessen, Giessen, Germany","institution_ids":["https://openalex.org/I45155027"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030860440","display_name":"Benjam\u0131\u0301n I\u00f1\u0131\u0301guez","orcid":"https://orcid.org/0000-0002-6504-7980"},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universitat Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Benjamin Iniguez","raw_affiliation_strings":["DEEEA, Universitat Rovira i Virgili, Tarragona, Spain","DEEEA, Univ. Rovira i Virgili, Tarragona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEEEA, Universitat Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]},{"raw_affiliation_string":"DEEEA, Univ. Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8553,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.9080653,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"49","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6079289317131042},{"id":"https://openalex.org/keywords/conformal-map","display_name":"Conformal map","score":0.5642063617706299},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5569528937339783},{"id":"https://openalex.org/keywords/subthreshold-slope","display_name":"Subthreshold slope","score":0.5483660101890564},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.486215740442276},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4770714044570923},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.459844708442688},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4577736556529999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4538194239139557},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3244439959526062},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3229074478149414},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3104567229747772},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19917139410972595},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07931417226791382},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06759285926818848}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6079289317131042},{"id":"https://openalex.org/C98214594","wikidata":"https://www.wikidata.org/wiki/Q850275","display_name":"Conformal map","level":2,"score":0.5642063617706299},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5569528937339783},{"id":"https://openalex.org/C103566474","wikidata":"https://www.wikidata.org/wiki/Q7632226","display_name":"Subthreshold slope","level":5,"score":0.5483660101890564},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.486215740442276},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4770714044570923},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.459844708442688},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4577736556529999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4538194239139557},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3244439959526062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3229074478149414},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3104567229747772},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19917139410972595},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07931417226791382},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06759285926818848},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mixdes.2014.6872151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2014.6872151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1949112767","https://openalex.org/W2002742526","https://openalex.org/W2009624223","https://openalex.org/W2031340182","https://openalex.org/W2064143436","https://openalex.org/W2069680115","https://openalex.org/W2108199406","https://openalex.org/W2110584581","https://openalex.org/W2125045643","https://openalex.org/W2158138481","https://openalex.org/W2162776866","https://openalex.org/W4297576821","https://openalex.org/W6640437686"],"related_works":["https://openalex.org/W1186362247","https://openalex.org/W1995720339","https://openalex.org/W2095374523","https://openalex.org/W1999741645","https://openalex.org/W2470478960","https://openalex.org/W2010066109","https://openalex.org/W2545133822","https://openalex.org/W2545707786","https://openalex.org/W2238105798","https://openalex.org/W2276236870"],"abstract_inverted_index":{"In":[0,71],"the":[1,5,11,16,19,40,60,64,84,99,105],"last":[2],"few":[3],"years,":[4],"Tunnel-FET":[6,41,77],"has":[7],"become":[8],"one":[9],"of":[10,18,37,47,62,83],"promising":[12],"devices":[13],"to":[14,22,43,73],"be":[15],"successor":[17],"MOSFET":[20],"due":[21],"its":[23],"CMOS":[24],"compatibility":[25],"and":[26,54,68],"steep":[27],"subthreshold":[28,69],"slopes":[29],"(S)":[30],"below":[31],"60":[32],"mV/dec.":[33],"The":[34],"rapid":[35],"forthcoming":[36],"research":[38],"regarding":[39],"leads":[42],"a":[44,79],"wide":[45],"range":[46],"studied":[48],"device":[49,65,86],"geometries,":[50],"different":[51],"hetero-structure":[52],"combinations":[53],"applied":[55],"technological":[56],"methods.":[57],"All":[58],"with":[59],"aim":[61],"improving":[63],"ON-state":[66],"current":[67],"slope.":[70],"order":[72],"accurately":[74],"model":[75,82,97],"this":[76],"variety":[78],"precise":[80],"potential":[81,96],"whole":[85],"is":[87],"inevitable.":[88],"This":[89],"work":[90],"shows":[91],"an":[92],"improved":[93],"two-dimensional":[94],"closed-form":[95],"applying":[98],"conformal":[100],"mapping":[101],"technique.":[102],"To":[103],"validate":[104],"model,":[106],"all":[107],"results":[108],"are":[109],"compared":[110],"against":[111],"TCAD":[112],"Sentaurus":[113],"simulation":[114],"data.":[115]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}