{"id":"https://openalex.org/W4385945261","doi":"https://doi.org/10.1109/mis.2023.3306599","title":"Integrated Circuit Mask\u2013Generative Adversarial Network for Circuit Annotation With Targeted Data Augmentation","display_name":"Integrated Circuit Mask\u2013Generative Adversarial Network for Circuit Annotation With Targeted Data Augmentation","publication_year":2023,"publication_date":"2023-08-17","ids":{"openalex":"https://openalex.org/W4385945261","doi":"https://doi.org/10.1109/mis.2023.3306599"},"language":"en","primary_location":{"id":"doi:10.1109/mis.2023.3306599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mis.2023.3306599","pdf_url":null,"source":{"id":"https://openalex.org/S114241109","display_name":"IEEE Intelligent Systems","issn_l":"1541-1672","issn":["1541-1672","1941-1294"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Intelligent Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069503458","display_name":"Yee-Yang Tee","orcid":"https://orcid.org/0000-0001-6600-0685"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yee-Yang Tee","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0001-6600-0685","affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079412257","display_name":"Deruo Cheng","orcid":"https://orcid.org/0000-0003-2497-9340"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Deruo Cheng","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0003-2497-9340","affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100347722","display_name":"Yiqiong Shi","orcid":"https://orcid.org/0000-0002-9821-1783"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yiqiong Shi","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-9821-1783","affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101677729","display_name":"Tong Lin","orcid":"https://orcid.org/0000-0002-8112-0439"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tong Lin","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-8112-0439","affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-3222-2885","affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.1614,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78181849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"39","issue":"1","first_page":"37","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8077247142791748},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5843740105628967},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5499972701072693},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5493941307067871},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.5474307537078857},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.4939754605293274},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.48942771553993225},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46450942754745483},{"id":"https://openalex.org/keywords/segmentation","display_name":"Segmentation","score":0.4609132409095764},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44559574127197266},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43783408403396606},{"id":"https://openalex.org/keywords/annotation","display_name":"Annotation","score":0.4377063810825348},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43573737144470215},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2170272171497345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21284976601600647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20325279235839844},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13271254301071167},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1040658950805664}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8077247142791748},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5843740105628967},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5499972701072693},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5493941307067871},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5474307537078857},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.4939754605293274},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.48942771553993225},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46450942754745483},{"id":"https://openalex.org/C89600930","wikidata":"https://www.wikidata.org/wiki/Q1423946","display_name":"Segmentation","level":2,"score":0.4609132409095764},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44559574127197266},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43783408403396606},{"id":"https://openalex.org/C2776321320","wikidata":"https://www.wikidata.org/wiki/Q857525","display_name":"Annotation","level":2,"score":0.4377063810825348},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43573737144470215},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2170272171497345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21284976601600647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20325279235839844},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13271254301071167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1040658950805664},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mis.2023.3306599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mis.2023.3306599","pdf_url":null,"source":{"id":"https://openalex.org/S114241109","display_name":"IEEE Intelligent Systems","issn_l":"1541-1672","issn":["1541-1672","1941-1294"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Intelligent Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1565539145","https://openalex.org/W1901129140","https://openalex.org/W2904881001","https://openalex.org/W2911869194","https://openalex.org/W2962974533","https://openalex.org/W2963073614","https://openalex.org/W2963800363","https://openalex.org/W2980049073","https://openalex.org/W3024810126","https://openalex.org/W3035499612","https://openalex.org/W3174944769","https://openalex.org/W3176686472","https://openalex.org/W3196075282","https://openalex.org/W4225988480","https://openalex.org/W6745992979","https://openalex.org/W6748692255","https://openalex.org/W6776411772"],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W2393658466","https://openalex.org/W2390607226","https://openalex.org/W2383563100","https://openalex.org/W2102933388","https://openalex.org/W2744643496","https://openalex.org/W2744948163","https://openalex.org/W2996087333","https://openalex.org/W2070475173","https://openalex.org/W2036121598"],"abstract_inverted_index":{"In":[0,125],"recent":[1],"years,":[2],"deep-learning-based":[3,59],"segmentation":[4],"techniques":[5],"have":[6],"been":[7],"applied":[8],"to":[9,40,106,150],"circuit":[10,23,34,42,47,60,70,82,85,138],"annotation":[11],"for":[12,58,146],"the":[13,73,116,122,137,142,151],"hardware":[14],"assurance":[15],"of":[16,100],"integrated":[17],"circuits":[18],"(ICs).":[19],"However,":[20],"imperfections":[21,75],"in":[22,32,115,121],"images":[24,71],"often":[25],"cause":[26],"incorrectly":[27],"segmented":[28],"pixels,":[29],"which":[30,68],"result":[31],"critical":[33],"connection":[35,48,139],"errors":[36,140],"that":[37,95],"are":[38,87],"detrimental":[39],"subsequent":[41],"analysis.":[43],"To":[44],"mitigate":[45],"such":[46,111],"errors,":[49],"this":[50],"article":[51],"proposes":[52],"a":[53,90,129],"targeted":[54],"data":[55,147],"augmentation":[56],"framework":[57],"annotation,":[61],"termed":[62],"IC":[63,101],"Mask\u2013Generative":[64],"Adversarial":[65],"Network":[66],"(ICMG),":[67],"generates":[69],"containing":[72],"aforementioned":[74],"through":[76],"generative-adversarial-network-based":[77],"image":[78,109],"translation":[79],"from":[80],"synthetic":[81],"masks.":[83],"The":[84],"masks":[86],"synthesized":[88],"by":[89],"novel":[91],"mask":[92],"generation":[93],"process":[94],"incorporates":[96],"our":[97,126,132],"domain":[98],"knowledge":[99],"layouts":[102],"and":[103,141],"is":[104],"configurable":[105],"emulate":[107],"various":[108],"imperfections,":[110],"as":[112],"material":[113],"residuals":[114],"sample":[117],"preparation":[118],"or":[119],"distortion":[120],"imaging":[123],"process.":[124],"experiments":[127],"on":[128],"microcontroller":[130],"IC,":[131],"proposed":[133],"ICMG":[134],"greatly":[135],"reduced":[136],"required":[143],"manual":[144],"effort":[145],"labeling":[148],"compared":[149],"reported":[152],"techniques.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}