{"id":"https://openalex.org/W2488615567","doi":"https://doi.org/10.1109/mipro.2016.7522283","title":"A platform independent tool for programming, visualization and simulation of simplified FPGAs","display_name":"A platform independent tool for programming, visualization and simulation of simplified FPGAs","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2488615567","doi":"https://doi.org/10.1109/mipro.2016.7522283","mag":"2488615567"},"language":"en","primary_location":{"id":"doi:10.1109/mipro.2016.7522283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mipro.2016.7522283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 39th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014878412","display_name":"Marko \u010cupi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":true,"raw_author_name":"Marko Cupic","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013064425","display_name":"Karla Brki\u0107","orcid":"https://orcid.org/0000-0003-1355-4398"},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"Karla Brkic","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075835735","display_name":"\u017deljka Mihajlovi\u0107","orcid":"https://orcid.org/0000-0002-4866-1399"},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"Zeljka Mihajlovic","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014878412"],"corresponding_institution_ids":["https://openalex.org/I181343428"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64356663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"986","last_page":"991"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8352062702178955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.776127815246582},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6459282040596008},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5903306603431702},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5679415464401245},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5456952452659607},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5240167379379272},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5009233951568604},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.49724653363227844},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4468268156051636},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43794533610343933},{"id":"https://openalex.org/keywords/functional-decomposition","display_name":"Functional decomposition","score":0.4144928455352783},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38302046060562134},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3596028685569763},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32313644886016846},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3051499128341675},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.28891873359680176},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.27673155069351196},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15780454874038696},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10295364260673523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08483806252479553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07581576704978943}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8352062702178955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.776127815246582},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6459282040596008},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5903306603431702},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5679415464401245},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5456952452659607},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5240167379379272},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5009233951568604},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.49724653363227844},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4468268156051636},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43794533610343933},{"id":"https://openalex.org/C12145135","wikidata":"https://www.wikidata.org/wiki/Q5215396","display_name":"Functional decomposition","level":2,"score":0.4144928455352783},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38302046060562134},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3596028685569763},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32313644886016846},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3051499128341675},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.28891873359680176},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27673155069351196},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15780454874038696},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10295364260673523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08483806252479553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07581576704978943},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mipro.2016.7522283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mipro.2016.7522283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 39th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W151254120","https://openalex.org/W1524957862","https://openalex.org/W1591070193","https://openalex.org/W1775913388","https://openalex.org/W1968691297","https://openalex.org/W1981519894","https://openalex.org/W1990256737","https://openalex.org/W2006097283","https://openalex.org/W2020702681","https://openalex.org/W2068422506","https://openalex.org/W2069533828","https://openalex.org/W2076729972","https://openalex.org/W2115294662","https://openalex.org/W2135438366","https://openalex.org/W2137978438","https://openalex.org/W2139900512","https://openalex.org/W2159081544","https://openalex.org/W2539397153","https://openalex.org/W4240853608","https://openalex.org/W4246325605","https://openalex.org/W6606078504","https://openalex.org/W6645663268","https://openalex.org/W7045235261"],"related_works":["https://openalex.org/W2096895821","https://openalex.org/W1967845326","https://openalex.org/W2362884199","https://openalex.org/W2159724425","https://openalex.org/W2060295827","https://openalex.org/W4231267350","https://openalex.org/W2462231960","https://openalex.org/W2744202010","https://openalex.org/W2122735785","https://openalex.org/W2160445406"],"abstract_inverted_index":{"During":[0],"the":[1,61,82,92,103],"last":[2],"few":[3],"decades":[4],"complex":[5],"programmable":[6,65],"circuits":[7],"have":[8,70],"seen":[9],"a":[10,72],"widespread":[11],"usage":[12,109],"in":[13,44,110],"various":[14],"digital":[15,37],"circuit":[16],"applications.":[17],"One":[18],"prominent":[19],"example":[20],"are":[21,53],"Field":[22],"Programmable":[23],"Gate":[24],"Arrays":[25],"(FPGAs).":[26],"Teaching":[27],"FPGA":[28],"technology":[29,46],"has":[30],"become":[31],"an":[32,100],"integral":[33],"part":[34],"of":[35,49,102],"introductory":[36],"logic":[38],"courses.":[39],"However,":[40],"implementing":[41],"Boolean":[42,57,87],"functions":[43,88],"this":[45,96],"requires":[47],"understanding":[48],"several":[50],"steps":[51,84],"that":[52],"not":[54],"trivial,":[55],"including":[56],"function":[58],"decomposition,":[59],"mapping":[60],"design":[62],"into":[63],"physical":[64],"units":[66],"and":[67,89,106],"routing.":[68],"We":[69],"developed":[71,104],"portable":[73],"Java-based":[74],"tool":[75,105],"which":[76],"allows":[77],"students":[78],"to":[79,90],"experiment":[80],"with":[81],"required":[83],"for":[85],"arbitrary":[86],"simulate":[91],"obtained":[93],"implementation.":[94],"In":[95],"paper,":[97],"we":[98],"give":[99],"overview":[101],"discuss":[107],"its":[108],"class.":[111]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}