{"id":"https://openalex.org/W1594167548","doi":"https://doi.org/10.1109/mipro.2015.7160258","title":"Integration of high-level synthesis to the courses on reconfigurable digital systems","display_name":"Integration of high-level synthesis to the courses on reconfigurable digital systems","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1594167548","doi":"https://doi.org/10.1109/mipro.2015.7160258","mag":"1594167548"},"language":"en","primary_location":{"id":"doi:10.1109/mipro.2015.7160258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mipro.2015.7160258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085215501","display_name":"Iouliia Skliarova","orcid":"https://orcid.org/0000-0002-6684-9416"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"I. Skliarova","raw_affiliation_strings":["Department of Electronics, Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal","University of Aveiro/Department of Electronics, Telecommunications and Informatics, IEETA, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"University of Aveiro/Department of Electronics, Telecommunications and Informatics, IEETA, Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053527505","display_name":"Valery Sklyarov","orcid":"https://orcid.org/0000-0003-0349-8329"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"V. Sklyarov","raw_affiliation_strings":["Department of Electronics, Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal","University of Aveiro/Department of Electronics, Telecommunications and Informatics, IEETA, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"University of Aveiro/Department of Electronics, Telecommunications and Informatics, IEETA, Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069958724","display_name":"Alexander Sudnitson","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"A. Sudnitson","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology, Department of Computer Engineering, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Department of Computer Engineering, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027798135","display_name":"Margus Kruus","orcid":"https://orcid.org/0000-0003-3515-1290"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"M. Kruus","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology, Department of Computer Engineering, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Department of Computer Engineering, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5085215501"],"corresponding_institution_ids":["https://openalex.org/I60858718"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.56907272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6287184357643127},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6109336614608765},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5867899656295776},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5760501623153687},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.5275200009346008},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.51948082447052},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5061795115470886},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49479979276657104},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.457767516374588},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40323635935783386},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.348815381526947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2536461353302002},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22634494304656982},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1362004578113556}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6287184357643127},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6109336614608765},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5867899656295776},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5760501623153687},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.5275200009346008},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.51948082447052},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5061795115470886},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49479979276657104},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.457767516374588},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40323635935783386},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.348815381526947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2536461353302002},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22634494304656982},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1362004578113556},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mipro.2015.7160258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mipro.2015.7160258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W588038372","https://openalex.org/W1588417671","https://openalex.org/W1604677972","https://openalex.org/W1996658307","https://openalex.org/W2005740596","https://openalex.org/W2029709974","https://openalex.org/W2053048963","https://openalex.org/W2061118108","https://openalex.org/W2069461543","https://openalex.org/W2095345650","https://openalex.org/W2095761111","https://openalex.org/W2166029537","https://openalex.org/W2171318521"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2091330445","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2913952975","https://openalex.org/W2545901417","https://openalex.org/W2130565894","https://openalex.org/W1748531671","https://openalex.org/W2000188956"],"abstract_inverted_index":{"Digital":[0],"system":[1,33],"design":[2,24,43,86],"constitutes":[3],"an":[4],"essential":[5],"part":[6,94],"of":[7,95,99,124,131],"engineering":[8],"education.":[9],"Many":[10],"universities":[11],"worldwide":[12],"target":[13],"the":[14,22,61,66,75,84],"respective":[15],"courses":[16],"to":[17,56,115],"field-programmable":[18],"gate":[19],"arrays":[20],"and":[21,34,88,128],"relevant":[23],"flow.":[25],"Recent":[26],"programmable":[27,36],"systems-on-chip":[28],"integrating":[29],"a":[30,35,41,46,71,97],"processor-based":[31],"computing":[32],"logic":[37],"rely":[38],"on":[39],"quite":[40],"different":[42],"philosophy":[44],"constituting":[45],"new":[47,53,85],"challenge":[48],"for":[49],"future":[50],"engineers.":[51],"These":[52],"trends":[54],"have":[55],"be":[57,116],"certainly":[58],"reflected":[59],"in":[60,70,90,118,126,133],"pedagogical":[62],"activity":[63],"so":[64],"that":[65],"current":[67],"students":[68],"would,":[69],"few":[72],"years,":[73],"satisfy":[74],"growing":[76],"industry":[77],"requirements.":[78],"In":[79],"this":[80],"paper":[81],"we":[82],"analyze":[83],"flow":[87],"explore":[89],"detail":[91],"one":[92],"particular":[93],"it:":[96],"possibility":[98],"directly":[100],"generating":[101],"hardware":[102],"modules":[103],"from":[104],"software":[105],"specifications":[106],"through":[107],"high-level":[108],"synthesis.":[109],"The":[110],"reported":[111],"teaching":[112],"method":[113],"is":[114],"applied":[117],"two":[119],"tightly":[120],"collaborating":[121],"Universities:":[122],"University":[123,130],"Aveiro":[125],"Portugal":[127],"Tallinn":[129],"Technology":[132],"Estonia.":[134]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}