{"id":"https://openalex.org/W4233276969","doi":"https://doi.org/10.1109/micro.2016.7783755","title":"Evaluating programmable architectures for imaging and vision applications","display_name":"Evaluating programmable architectures for imaging and vision applications","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W4233276969","doi":"https://doi.org/10.1109/micro.2016.7783755"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2016.7783755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2016.7783755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034269950","display_name":"Artem Vasilyev","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Artem Vasilyev","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063758993","display_name":"Nikhil Bhagdikar","orcid":"https://orcid.org/0000-0002-5141-3441"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikhil Bhagdikar","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006068818","display_name":"Ardavan Pedram","orcid":"https://orcid.org/0000-0002-6348-6701"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ardavan Pedram","raw_affiliation_strings":["Movidius","Stanford University"],"affiliations":[{"raw_affiliation_string":"Movidius","institution_ids":[]},{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059607447","display_name":"Stephen Richardson","orcid":"https://orcid.org/0000-0003-4359-3638"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Richardson","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["Technion"],"affiliations":[{"raw_affiliation_string":"Technion","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090469068","display_name":"Mark Horowitz","orcid":"https://orcid.org/0000-0003-3245-7542"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Horowitz","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5034269950"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":1.8642,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.87391368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8121572136878967},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8034482002258301},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6463372707366943},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5849562287330627},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5498113036155701},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5223016738891602},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5191692113876343},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44484713673591614},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44111549854278564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4315769374370575},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.429725706577301},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.4200665354728699},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2640700936317444}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8121572136878967},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8034482002258301},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6463372707366943},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5849562287330627},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5498113036155701},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5223016738891602},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5191692113876343},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44484713673591614},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44111549854278564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4315769374370575},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.429725706577301},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.4200665354728699},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2640700936317444},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2016.7783755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2016.7783755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W1532536728","https://openalex.org/W1887556625","https://openalex.org/W1969529818","https://openalex.org/W1980208272","https://openalex.org/W1989831790","https://openalex.org/W2007049691","https://openalex.org/W2014155344","https://openalex.org/W2014406284","https://openalex.org/W2025787141","https://openalex.org/W2067122986","https://openalex.org/W2070167224","https://openalex.org/W2076518965","https://openalex.org/W2079530268","https://openalex.org/W2090068045","https://openalex.org/W2095558812","https://openalex.org/W2097602901","https://openalex.org/W2100149422","https://openalex.org/W2111308925","https://openalex.org/W2125203716","https://openalex.org/W2133027790","https://openalex.org/W2139637699","https://openalex.org/W2146079719","https://openalex.org/W2149155465","https://openalex.org/W2152839228","https://openalex.org/W2156076617","https://openalex.org/W2164840251","https://openalex.org/W2169333691","https://openalex.org/W2170282673","https://openalex.org/W2173674295","https://openalex.org/W2402649349","https://openalex.org/W2548579001","https://openalex.org/W4231369534","https://openalex.org/W4240341008","https://openalex.org/W4251637954","https://openalex.org/W7045235261"],"related_works":["https://openalex.org/W3010492628","https://openalex.org/W2167399819","https://openalex.org/W2997350343","https://openalex.org/W2506672464","https://openalex.org/W2100470915","https://openalex.org/W2066851213","https://openalex.org/W4242141188","https://openalex.org/W7941220","https://openalex.org/W2187000291","https://openalex.org/W2066442567"],"abstract_inverted_index":{"Algorithms":[0],"for":[1,91,99],"computational":[2],"imaging":[3],"and":[4,10,64,96,101,116,125,130,157,160],"computer":[5],"vision":[6],"are":[7],"rapidly":[8],"evolving,":[9],"hardware":[11],"must":[12,23],"follow":[13],"suit:":[14],"the":[15,46,127,132,139],"next":[16],"generation":[17],"of":[18,135,141],"image":[19,48],"signal":[20],"processors":[21],"(ISPs)":[22],"be":[24,164],"\u201cprogrammable\u201d":[25],"to":[26,149],"support":[27],"new":[28],"algorithms":[29],"created":[30],"with":[31],"high-level":[32],"frameworks.":[33],"In":[34],"this":[35,161],"work,":[36],"we":[37],"compare":[38],"flexible":[39],"ISP":[40],"architectures,":[41,85],"using":[42],"applications":[43,170],"written":[44],"in":[45,58,66],"Darkroom":[47],"processing":[49],"language.":[50],"We":[51,77],"target":[52],"two":[53,83],"fundamental":[54],"architecture":[55],"classes:":[56],"programmable":[57,65],"time,":[59],"as":[60,68,87],"represented":[61],"by":[62,70],"SIMD,":[63,92],"space,":[67],"typified":[69],"coarse":[71],"grain":[72],"reconfigurable":[73],"array":[74],"architectures":[75],"(CGRA).":[76],"consider":[78],"several":[79],"optimizations":[80,107],"on":[81,108],"these":[82,106],"base":[84],"such":[86],"register":[88],"file":[89],"partitioning":[90],"bus":[93],"based":[94],"routing":[95],"pipelined":[97],"wires":[98],"CGRA,":[100],"line":[102],"buffer":[103],"variations.":[104],"After":[105],"average,":[109],"CGRA":[110,152],"provides":[111],"1.6x":[112],"better":[113,118],"energy":[114,128,156],"efficiency":[115,129],"1.4x":[117,126],"compute":[119,133],"density":[120,134],"versus":[121],"a":[122],"SIMD":[123],"solution,":[124],"3.1x":[131],"an":[136,150],"FPGA.":[137],"However":[138],"cost":[140],"providing":[142],"general":[143],"programmability":[144],"is":[145],"still":[146],"high:":[147],"compared":[148],"ASIC,":[151],"has":[153],"6x":[154],"worse":[155],"area":[158],"efficiency,":[159],"ratio":[162],"would":[163],"roughly":[165],"10x":[166],"if":[167],"memory":[168],"dominated":[169],"were":[171],"excluded.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}