{"id":"https://openalex.org/W4249553981","doi":"https://doi.org/10.1109/micro.2016.7783751","title":"Co-designing accelerators and SoC interfaces using gem5-Aladdin","display_name":"Co-designing accelerators and SoC interfaces using gem5-Aladdin","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W4249553981","doi":"https://doi.org/10.1109/micro.2016.7783751"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2016.7783751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2016.7783751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008683881","display_name":"Yakun Sophia Shao","orcid":"https://orcid.org/0000-0003-1811-5407"},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yakun Sophia Shao","raw_affiliation_strings":["NVIDIA Research"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA Research","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053699612","display_name":"Sam Likun Xi","orcid":null},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sam Likun Xi","raw_affiliation_strings":["Harvard University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056502880","display_name":"Vijayalakshmi Srinivasan","orcid":"https://orcid.org/0000-0001-6958-3855"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vijayalakshmi Srinivasan","raw_affiliation_strings":["IBM Research"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043327132","display_name":"Gu-Yeon Wei","orcid":"https://orcid.org/0000-0001-5730-9904"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gu-Yeon Wei","raw_affiliation_strings":["Harvard University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["Harvard University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.3786,"has_fulltext":false,"cited_by_count":102,"citation_normalized_percentile":{"value":0.97232581,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7705544829368591},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5932443141937256},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5673849582672119},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.5091404318809509},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.504862368106842},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4148527979850769},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37367159128189087},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18833300471305847}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7705544829368591},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5932443141937256},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5673849582672119},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.5091404318809509},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.504862368106842},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4148527979850769},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37367159128189087},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18833300471305847}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2016.7783751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2016.7783751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1964471912","https://openalex.org/W1977149250","https://openalex.org/W1979717209","https://openalex.org/W1986440187","https://openalex.org/W1994999558","https://openalex.org/W1995054365","https://openalex.org/W2000188956","https://openalex.org/W2012114780","https://openalex.org/W2030758414","https://openalex.org/W2034062945","https://openalex.org/W2045431893","https://openalex.org/W2046454974","https://openalex.org/W2047128179","https://openalex.org/W2054589004","https://openalex.org/W2062430565","https://openalex.org/W2063884320","https://openalex.org/W2074041401","https://openalex.org/W2078017054","https://openalex.org/W2079726719","https://openalex.org/W2088032806","https://openalex.org/W2088943630","https://openalex.org/W2098361319","https://openalex.org/W2099912705","https://openalex.org/W2100913437","https://openalex.org/W2100926301","https://openalex.org/W2102543317","https://openalex.org/W2105853930","https://openalex.org/W2106562406","https://openalex.org/W2147657366","https://openalex.org/W2148709764","https://openalex.org/W2152839228","https://openalex.org/W2158190559","https://openalex.org/W2187230075","https://openalex.org/W2233520879","https://openalex.org/W2239894058","https://openalex.org/W2537803004","https://openalex.org/W3024621361","https://openalex.org/W4230706651","https://openalex.org/W4231250608","https://openalex.org/W4236433846","https://openalex.org/W4240365877","https://openalex.org/W4241148135","https://openalex.org/W4245199738","https://openalex.org/W6653400796","https://openalex.org/W6675771560","https://openalex.org/W6813102376","https://openalex.org/W6826965971"],"related_works":["https://openalex.org/W3127172286","https://openalex.org/W4255097844","https://openalex.org/W2567660513","https://openalex.org/W2912613323","https://openalex.org/W3211218493","https://openalex.org/W2463263055","https://openalex.org/W3015480182","https://openalex.org/W2774142458","https://openalex.org/W2354534486","https://openalex.org/W3201362027"],"abstract_inverted_index":{"Increasing":[0],"demand":[1],"for":[2,58],"power-efficient,":[3],"high-performance":[4],"computing":[5],"has":[6],"spurred":[7],"a":[8],"growing":[9],"number":[10],"and":[11,18,55,75,99,103],"diversity":[12],"of":[13,32,66,84,121],"hardware":[14],"accelerators":[15,59,98,139],"in":[16,39,71,140],"mobile":[17],"server":[19],"Systems":[20],"on":[21],"Chip":[22],"(SoCs).":[23],"This":[24],"paper":[25],"makes":[26],"the":[27,30,33,37,81,100,117],"case":[28],"that":[29,52,93,116],"co-design":[31,113],"accelerator":[34,48,68,77,123],"microarchitecture":[35,124],"with":[36],"system":[38],"which":[40],"it":[41,105],"belongs":[42],"is":[43],"critical":[44],"to":[45,106,129,137],"balanced,":[46],"efficient":[47],"microarchitectures.":[49],"We":[50],"find":[51],"data":[53],"movement":[54],"coherence":[56],"management":[57],"are":[60,134],"significant":[61],"yet":[62],"often":[63],"unaccounted":[64],"components":[65],"total":[67],"runtime,":[69],"resulting":[70],"misleading":[72],"performance":[73],"predictions":[74],"inefficient":[76],"designs.":[78],"To":[79],"explore":[80],"design":[82],"space":[83],"accelerator-system":[85],"co-design,":[86],"we":[87],"develop":[88],"gem5-Aladdin,":[89],"an":[90,122],"SoC":[91,101],"simulator":[92],"captures":[94],"dynamic":[95],"interactions":[96],"between":[97],"platform,":[102],"validate":[104],"within":[107],"6%":[108],"against":[109],"real":[110],"hardware.":[111],"Our":[112],"studies":[114],"show":[115],"optimal":[118],"energy-delay-product":[119],"(EDP)":[120],"can":[125],"improve":[126],"by":[127],"up":[128],"7.4\u00d7":[130],"when":[131],"system-level":[132],"effects":[133],"considered":[135],"compared":[136],"optimizing":[138],"isolation.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":17},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}