{"id":"https://openalex.org/W2129513794","doi":"https://doi.org/10.1109/micro.2008.4771792","title":"Mini-rank: Adaptive DRAM architecture for improving memory power efficiency","display_name":"Mini-rank: Adaptive DRAM architecture for improving memory power efficiency","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2129513794","doi":"https://doi.org/10.1109/micro.2008.4771792","mag":"2129513794"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2008.4771792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2008.4771792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 41st IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046896624","display_name":"Hongzhong Zheng","orcid":"https://orcid.org/0000-0001-7696-9799"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hongzhong Zheng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Chicago, USA","[Dept. of Electr. & Comput. Eng., Univ. of Illinois at Chicago, Chicago, IL]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Chicago, USA","institution_ids":["https://openalex.org/I39422238"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Illinois at Chicago, Chicago, IL]","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073852078","display_name":"Lin Jiang","orcid":"https://orcid.org/0000-0003-3149-2733"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, USA","Department of Electrical and Computer Engineering, Iowa State University, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, USA#TAB#","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100423015","display_name":"Zhao Zhang","orcid":"https://orcid.org/0000-0002-2526-1712"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhao Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, USA","Department of Electrical and Computer Engineering, Iowa State University, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, USA#TAB#","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032027479","display_name":"Eugene Gorbatov","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eugene Gorbatov","raw_affiliation_strings":["Corporate Technology Group, Intel Corporation, Hillsboro, OR, USA","Corporate Technology Group, Intel Corp., Hillsboro, OR 9712, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Technology Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Corporate Technology Group, Intel Corp., Hillsboro, OR 9712, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020841745","display_name":"Howard David","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Howard David","raw_affiliation_strings":["Corporate Technology Group, Intel Corporation, Hillsboro, OR, USA","Corporate Technology Group, Intel Corp., Hillsboro, OR 9712, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Technology Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Corporate Technology Group, Intel Corp., Hillsboro, OR 9712, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101455512","display_name":"Zhichun Zhu","orcid":"https://orcid.org/0000-0002-7928-9024"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhichun Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Chicago, USA","[Dept. of Electr. & Comput. Eng., Univ. of Illinois at Chicago, Chicago, IL]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Chicago, USA","institution_ids":["https://openalex.org/I39422238"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Illinois at Chicago, Chicago, IL]","institution_ids":["https://openalex.org/I39422238"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5046896624"],"corresponding_institution_ids":["https://openalex.org/I39422238"],"apc_list":null,"apc_paid":null,"fwci":12.0848,"has_fulltext":false,"cited_by_count":239,"citation_normalized_percentile":{"value":0.98798731,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"210","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7996349334716797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7418999671936035},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.642202615737915},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6141298413276672},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5877896547317505},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5545750856399536},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5511592626571655},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4964614510536194},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49260979890823364},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.452458918094635},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3944045901298523},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32871103286743164}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7996349334716797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7418999671936035},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.642202615737915},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6141298413276672},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5877896547317505},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5545750856399536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5511592626571655},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4964614510536194},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49260979890823364},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.452458918094635},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3944045901298523},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32871103286743164}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/micro.2008.4771792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2008.4771792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 41st IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.182.4308","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.182.4308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://sites.google.com/site/jianglin2011/papers/micro08.pdf?attredirects=0","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1487697053","https://openalex.org/W1488639170","https://openalex.org/W1743133773","https://openalex.org/W1987912519","https://openalex.org/W1996231863","https://openalex.org/W2044206819","https://openalex.org/W2072753794","https://openalex.org/W2085830671","https://openalex.org/W2094080046","https://openalex.org/W2100384468","https://openalex.org/W2106449576","https://openalex.org/W2111154193","https://openalex.org/W2115172404","https://openalex.org/W2118955868","https://openalex.org/W2120815613","https://openalex.org/W2122425314","https://openalex.org/W2122646225","https://openalex.org/W2129548165","https://openalex.org/W2138488896","https://openalex.org/W2144005128","https://openalex.org/W2147932103","https://openalex.org/W2151944050","https://openalex.org/W2153456949","https://openalex.org/W2165697076","https://openalex.org/W2167233984","https://openalex.org/W2171148960","https://openalex.org/W2197215634","https://openalex.org/W4236312724","https://openalex.org/W4242758709","https://openalex.org/W4250209592","https://openalex.org/W4256304769","https://openalex.org/W6637917956","https://openalex.org/W6677264922","https://openalex.org/W6679308475","https://openalex.org/W6684747494"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2185658074","https://openalex.org/W2896161911","https://openalex.org/W4285245242","https://openalex.org/W2907559171","https://openalex.org/W4243618206","https://openalex.org/W2019238062","https://openalex.org/W2138825797","https://openalex.org/W4393076761","https://openalex.org/W1725472669"],"abstract_inverted_index":{"The":[0,97],"widespread":[1],"use":[2],"of":[3,35,89],"multicore":[4],"processors":[5],"has":[6],"dramatically":[7,99],"increased":[8],"the":[9,26,38,87,101,111,119,130],"demand":[10],"on":[11,69,110,168],"high":[12],"memory":[13,17,28,95,102,112,147,160],"bandwidth":[14],"and":[15,46,123,155],"large":[16],"capacity.":[18],"As":[19],"DRAM":[20,40,71,77],"subsystem":[21],"designs":[22],"stretch":[23],"to":[24,73,85],"meet":[25],"demand,":[27],"power":[29,45,103,148,161],"consumption":[30,104],"is":[31],"now":[32],"approaching":[33],"that":[34,142],"processors.":[36],"However,":[37],"conventional":[39,76],"architecture":[41],"prevents":[42],"any":[43],"meaningful":[44],"performance":[47,153,166],"trade-offs":[48],"for":[49,59,129,170],"memory-intensive":[50,171],"workloads.":[51],"We":[52],"propose":[53],"a":[54,65,75,93,107],"novel":[55],"idea":[56],"called":[57],"mini-rank":[58],"DDRx":[60,120],"(DDR/DDR2/DDR3)":[61],"DRAMs,":[62],"which":[63],"uses":[64],"small":[66],"bridge":[67],"chip":[68],"each":[70],"DIMM":[72],"break":[74],"rank":[78],"into":[79],"multiple":[80],"smaller":[81],"mini-ranks":[82,145,158],"so":[83],"as":[84],"reduce":[86],"number":[88],"devices":[90],"involved":[91],"in":[92],"single":[94],"access.":[96],"design":[98],"reduces":[100,146,159],"with":[105,151,164],"only":[106],"slight":[108],"increase":[109],"idle":[113],"latency.":[114],"It":[115],"does":[116],"not":[117],"change":[118],"bus":[121],"protocol":[122],"its":[124],"configuration":[125],"can":[126],"be":[127],"adapted":[128],"best":[131],"performance-power":[132],"trade-offs.":[133],"Our":[134],"experimental":[135],"results":[136],"using":[137,143,156],"four-core":[138],"multiprogramming":[139],"workloads":[140],"show":[141],"x32":[144],"by":[149,162],"27.0%":[150],"2.8%":[152],"penalty":[154,167],"x16":[157],"44.1%":[163],"7.4%":[165],"average":[169],"workloads,":[172],"respectively.":[173]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":15},{"year":2017,"cited_by_count":17},{"year":2016,"cited_by_count":26},{"year":2015,"cited_by_count":24},{"year":2014,"cited_by_count":29},{"year":2013,"cited_by_count":33},{"year":2012,"cited_by_count":31}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}