{"id":"https://openalex.org/W2099135670","doi":"https://doi.org/10.1109/micro.2008.4771788","title":"Tradeoffs in designing accelerator architectures for visual computing","display_name":"Tradeoffs in designing accelerator architectures for visual computing","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2099135670","doi":"https://doi.org/10.1109/micro.2008.4771788","mag":"2099135670"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2008.4771788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2008.4771788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 41st IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087686094","display_name":"Aqeel Mahesri","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aqeel Mahesri","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107949023","display_name":"Daniel Johnson","orcid":"https://orcid.org/0000-0003-3272-6001"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Johnson","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060189926","display_name":"Neal Crago","orcid":"https://orcid.org/0000-0001-7774-0531"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neal Crago","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104048759","display_name":"Sanjay J. Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay J. Patel","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":9.9188,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.98336782,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"164","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.903376579284668},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5888669490814209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5475907325744629},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5142011642456055},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4834759831428528},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.43598899245262146},{"id":"https://openalex.org/keywords/high-memory","display_name":"High memory","score":0.4329940974712372},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.4166923463344574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.903376579284668},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5888669490814209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5475907325744629},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5142011642456055},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4834759831428528},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.43598899245262146},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.4329940974712372},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.4166923463344574},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/micro.2008.4771788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2008.4771788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 41st IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.362.137","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.362.137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.509.7659","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.509.7659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://rigel.crhc.illinois.edu/pub/micro2008-visarch.pdf","raw_type":"text"},{"id":"pmh:oai:www.ideals.illinois.edu:2142/74606","is_oa":false,"landing_page_url":"http://hdl.handle.net/2142/74606","pdf_url":null,"source":{"id":"https://openalex.org/S4306401358","display_name":"Illinois Digital Environment for Access to Learning and Scholarship (University of Illinois at Urbana-Champaign)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801919071","host_organization_name":"University of Illinois System","host_organization_lineage":["https://openalex.org/I2801919071"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Report"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1664707389","https://openalex.org/W2016842024","https://openalex.org/W2026048928","https://openalex.org/W2041653803","https://openalex.org/W2048789167","https://openalex.org/W2051598123","https://openalex.org/W2063388447","https://openalex.org/W2092721177","https://openalex.org/W2099135670","https://openalex.org/W2099708455","https://openalex.org/W2102474627","https://openalex.org/W2105102111","https://openalex.org/W2108413995","https://openalex.org/W2117285153","https://openalex.org/W2120368896","https://openalex.org/W2121082877","https://openalex.org/W2125357468","https://openalex.org/W2125833438","https://openalex.org/W2142702271","https://openalex.org/W2143019643","https://openalex.org/W2144199167","https://openalex.org/W2145021036","https://openalex.org/W2145252892","https://openalex.org/W2145344098","https://openalex.org/W2145871983","https://openalex.org/W2147900461","https://openalex.org/W2154449573","https://openalex.org/W2159296528","https://openalex.org/W2160428323","https://openalex.org/W2164535554","https://openalex.org/W2167182394","https://openalex.org/W2169875292","https://openalex.org/W2169880332","https://openalex.org/W2170653240","https://openalex.org/W2171825402","https://openalex.org/W2173313568","https://openalex.org/W2188838890","https://openalex.org/W2473914574","https://openalex.org/W2504987011","https://openalex.org/W4238549726","https://openalex.org/W4244034697","https://openalex.org/W4249006057","https://openalex.org/W4253401904","https://openalex.org/W6681226020","https://openalex.org/W6681352259","https://openalex.org/W6683138832","https://openalex.org/W6684134598","https://openalex.org/W6720954167"],"related_works":["https://openalex.org/W1509422975","https://openalex.org/W2805887339","https://openalex.org/W2762599749","https://openalex.org/W794661944","https://openalex.org/W4243474409","https://openalex.org/W2993780376","https://openalex.org/W2607256436","https://openalex.org/W2114927422","https://openalex.org/W3145767355","https://openalex.org/W2528745529"],"abstract_inverted_index":{"Visualization,":[0],"interaction,":[1],"and":[2,26,40,88,97,130,202],"simulation":[3],"(VIS)":[4],"constitute":[5],"a":[6,47,55,77,100,137,149,157,181,190],"class":[7,16],"of":[8,37,140,160],"applications":[9,18,30],"that":[10,99,136,156,172,185,199],"is":[11,205],"growing":[12],"in":[13,126],"importance.":[14],"This":[15],"includes":[17],"such":[19],"as":[20,54],"graphics":[21],"rendering,":[22],"video":[23],"encoding,":[24],"simulation,":[25],"computer":[27],"vision.":[28],"These":[29],"are":[31],"ideally":[32],"suited":[33],"for":[34,42,57,71,86,162],"accelerators":[35],"because":[36],"their":[38],"parallelizability":[39],"demand":[41],"high":[43,68,108],"throughput.":[44],"We":[45,61,75,82,91,120,134,170,183],"compile":[46],"benchmark":[48],"suite,":[49],"VIS-":[50],"Bench,":[51],"to":[52,64,114,180,193,207],"serve":[53],"proxy":[56],"this":[58],"application":[59],"class.":[60],"use":[62,112],"VISBench":[63,113],"examine":[65,83,93],"some":[66],"important":[67],"level":[69,109],"decisions":[70],"an":[72],"accelerator":[73],"architecture.":[74,81],"propose":[76],"highly":[78],"parallel":[79],"base":[80],"the":[84,116,131],"need":[85],"synchronization":[87],"data":[89],"communication.":[90],"also":[92],"GPU-style":[94],"SIMD":[95,188],"execution":[96],"find":[98,135,155,171,184,198],"MIMD":[101],"architecture":[102],"usually":[103],"performs":[104],"better.":[105],"Given":[106],"these":[107],"choices,":[110],"we":[111,154,197],"explore":[115],"microarchitectural":[117],"design":[118,138],"space.":[119],"analyze":[121],"area":[122,194],"versus":[123],"performance":[124,192],"tradeoffs":[125],"designing":[127],"individual":[128],"cores":[129,143],"memory":[132,201],"hierarchy.":[133],"made":[139],"small,":[141],"simple":[142],"achieves":[144],"much":[145],"higher":[146],"throughput":[147],"than":[148],"general":[150],"purpose":[151],"uniprocessor.":[152],"Further,":[153],"limited":[158],"amount":[159],"support":[161],"ILP":[163],"within":[164],"each":[165],"core":[166],"aids":[167],"overall":[168],"performance.":[169,208],"fine-grained":[173],"multithreading":[174],"improves":[175],"performance,":[176],"but":[177],"only":[178],"up":[179],"point.":[182],"word-level":[186],"(SSE-style)":[187],"provides":[189],"poor":[191],"ratio.":[195],"Finally,":[196],"sufficient":[200],"cache":[203],"bandwidth":[204],"essential":[206]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":7}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}