{"id":"https://openalex.org/W2146655423","doi":"https://doi.org/10.1109/micro.2008.4771775","title":"A distributed processor state management architecture for large-window processors","display_name":"A distributed processor state management architecture for large-window processors","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2146655423","doi":"https://doi.org/10.1109/micro.2008.4771775","mag":"2146655423"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2008.4771775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2008.4771775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 41st IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/108798","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033970222","display_name":"Isidro Mart\u00edn Gonz\u00e1lez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Isidro Gonzalez","raw_affiliation_strings":["Department of Computer Architecture, UPC, Barcelona, Spain","Department of Computer Architecture, UPC, Barcelona, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, UPC, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Department of Computer Architecture, UPC, Barcelona, Spain#TAB#","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024888113","display_name":"Marco Galluzzi","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marco Galluzzi","raw_affiliation_strings":["Department of Computer Architecture, UPC, Barcelona, Spain","Department of Computer Architecture, UPC, Barcelona, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, UPC, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Department of Computer Architecture, UPC, Barcelona, Spain#TAB#","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079080588","display_name":"Alex Veidenbaum","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Veidenbaum","raw_affiliation_strings":["Department of Computer Science, University of California, Irvine, Irvine, USA","Department of Computer Science, UC, Irvine, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Irvine, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Department of Computer Science, UC, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081670831","display_name":"Marco A. Ram\u00edrez","orcid":"https://orcid.org/0000-0003-4945-7338"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]},{"id":"https://openalex.org/I59361560","display_name":"Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34","country_code":"MX","type":"education","lineage":["https://openalex.org/I59361560"]}],"countries":["MX","US"],"is_corresponding":false,"raw_author_name":"Marco A. Ramirez","raw_affiliation_strings":["Department of Computer Science, University of California, Irvine, Irvine, USA","Center for Computing Research, IPN, M\u00e9xico City, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Irvine, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Computing Research, IPN, M\u00e9xico City, M\u00e9xico","institution_ids":["https://openalex.org/I59361560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084390427","display_name":"Adri\u00e1n Cristal","orcid":"https://orcid.org/0000-0003-1277-9296"},"institutions":[{"id":"https://openalex.org/I59361560","display_name":"Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34","country_code":"MX","type":"education","lineage":["https://openalex.org/I59361560"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","MX"],"is_corresponding":false,"raw_author_name":"Adrian Cristal","raw_affiliation_strings":["Center for Computing Research, IPN, Mexico, Mexico","Department of Computer Architecture, BSC - CNS, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Computing Research, IPN, Mexico, Mexico","institution_ids":["https://openalex.org/I59361560"]},{"raw_affiliation_string":"Department of Computer Architecture, BSC - CNS, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020844763","display_name":"Mateo Valero","orcid":"https://orcid.org/0000-0003-2917-2482"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mateo Valero","raw_affiliation_strings":["Department of Computer Architecture, UPC, Barcelona, Spain","Department of Computer Architecture, UPC, Barcelona, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, UPC, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Department of Computer Architecture, UPC, Barcelona, Spain#TAB#","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7101,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86747911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"isca 12","issue":null,"first_page":"11","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8513835668563843},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8452672958374023},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7338923215866089},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.654578447341919},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5497617125511169},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.5382179617881775},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5367324352264404},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.533933162689209},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5320122241973877},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5059725642204285},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5052173733711243},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4520376920700073},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3491271734237671},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3390417695045471},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.19424480199813843},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.1522914469242096},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11698803305625916}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8513835668563843},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8452672958374023},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7338923215866089},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.654578447341919},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5497617125511169},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.5382179617881775},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5367324352264404},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.533933162689209},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5320122241973877},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5059725642204285},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5052173733711243},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4520376920700073},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3491271734237671},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3390417695045471},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.19424480199813843},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.1522914469242096},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11698803305625916},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/micro.2008.4771775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2008.4771775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 41st IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/293495","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/108798","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.505.5223","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.505.5223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ics.uci.edu/~alexv/Papers/08/micro41.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/293495","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/108798","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G173505179","display_name":"ITR:    Privacy in Database-As-A-Service (DAS) Model","funder_award_id":"0220069","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W28827246","https://openalex.org/W198451133","https://openalex.org/W2028429372","https://openalex.org/W2034996068","https://openalex.org/W2046210853","https://openalex.org/W2081956993","https://openalex.org/W2097087176","https://openalex.org/W2103065543","https://openalex.org/W2106561538","https://openalex.org/W2107493680","https://openalex.org/W2110263160","https://openalex.org/W2112833506","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2129889140","https://openalex.org/W2131550330","https://openalex.org/W2131556574","https://openalex.org/W2137156241","https://openalex.org/W2144177047","https://openalex.org/W2147098645","https://openalex.org/W2149379863","https://openalex.org/W2153808309","https://openalex.org/W2161864047","https://openalex.org/W2173501262","https://openalex.org/W2776435690","https://openalex.org/W4231361442","https://openalex.org/W4236345830","https://openalex.org/W4241271647","https://openalex.org/W4244495268","https://openalex.org/W4244763500","https://openalex.org/W4247187044","https://openalex.org/W4250273581","https://openalex.org/W4285719527","https://openalex.org/W6601171042","https://openalex.org/W6608060382","https://openalex.org/W6677960398","https://openalex.org/W6683563143"],"related_works":["https://openalex.org/W2137860371","https://openalex.org/W1586413310","https://openalex.org/W4241874262","https://openalex.org/W2111412181","https://openalex.org/W2051401506","https://openalex.org/W2065030266","https://openalex.org/W2146655423","https://openalex.org/W563794549","https://openalex.org/W74994880","https://openalex.org/W4234124769"],"abstract_inverted_index":{"Processor":[0,85],"architectures":[1,22],"with":[2,28,119],"large":[3,64,116],"instruction":[4],"windows":[5],"have":[6],"been":[7],"proposed":[8,21],"to":[9,42,133,143,156,216],"expose":[10],"more":[11,122],"instruction-level":[12],"parallelism":[13],"(ILP)":[14],"and":[15,32,51,53,70,97,121,127,165,184],"increase":[16],"performance.":[17],"Some":[18],"of":[19,36,55,72,115,188,203],"the":[20,94,177,189,194,200,210,222],"replace":[23],"a":[24,29,78,83,99,108,157,163,172,231],"re-order":[25],"buffer":[26],"(ROB)":[27],"check-pointing":[30,158],"mechanism":[31,160],"an":[33,43],"out-of-order":[34],"release":[35,71],"processor":[37,45,80,135,224],"resources.":[38],"Check-pointing,":[39],"however,":[40],"leads":[41],"imprecise":[44],"state":[46,59,102,136,218],"recovery":[47,103,137],"on":[48,148,182],"mis-predicted":[49],"branches":[50],"exceptions":[52],"re-execution":[54],"correct-path":[56],"instructions":[57,205],"after":[58],"recovery.":[60,219],"It":[61,129],"also":[62,131,198],"requires":[63],"register":[65,110,117,124,233],"files":[66,118],"complicating":[67],"renaming,":[68,126],"allocation":[69],"physical":[73],"registers.":[74],"This":[75,220],"paper":[76],"proposes":[77],"new":[79],"architecture":[81,112],"called":[82],"Multi-State":[84],"(MSP).":[86],"The":[87,105,139,196],"MSP":[88,106,140,197,223],"does":[89],"not":[90],"use":[91],"check-pointing,":[92],"avoids":[93],"above-mentioned":[95],"problems,":[96],"has":[98],"fast,":[100],"distributed":[101],"mechanism.":[104,138],"uses":[107,230],"novel":[109],"management":[111],"allowing":[113],"implementation":[114],"simpler":[120],"scalable":[123],"allocation,":[125],"release.":[128],"is":[130,141,169,180],"key":[132],"precise":[134,217],"shown":[142],"improve":[144],"IPC":[145,178],"by":[146,206],"14%,":[147],"average,":[149,183],"for":[150,193,209],"integer":[151],"SPEC":[152],"CPU2000":[153],"benchmarks":[154],"compared":[155],"based":[159],"([2])":[161],"when":[162],"fast":[164],"simple":[166],"branch":[167,175,212],"predictor":[168,176],"used.":[170],"With":[171],"very":[173],"aggressive":[174,211],"improvement":[179],"1%,":[181],"3%":[185],"if":[186],"some":[187],"programs":[190],"are":[191],"optimized":[192],"MSP.":[195],"reduces":[199],"average":[201],"number":[202],"executed":[204],"16.5%":[207],"(12%":[208],"predictor),":[213],"mostly":[214],"due":[215],"improves":[221],"energy":[225],"efficiency":[226],"even":[227],"though":[228],"it":[229],"larger":[232],"file.":[234]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}