{"id":"https://openalex.org/W4236345830","doi":"https://doi.org/10.1109/micro.2003.1253246","title":"Checkpoint processing and recovery: towards scalable large instruction window processors","display_name":"Checkpoint processing and recovery: towards scalable large instruction window processors","publication_year":2004,"publication_date":"2004-05-25","ids":{"openalex":"https://openalex.org/W4236345830","doi":"https://doi.org/10.1109/micro.2003.1253246"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2003.1253246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065922595","display_name":"Haitham Akkary","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H. Akkary","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050488573","display_name":"Ravi Rajwar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rajwar","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069298429","display_name":"Srikanth T. Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.T. Srinivasan","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065922595"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":15.8187,"has_fulltext":false,"cited_by_count":149,"citation_normalized_percentile":{"value":0.99459459,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"423","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7637213468551636},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7005648016929626},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.5530996322631836},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48733219504356384},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40782344341278076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33516258001327515},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2510189414024353}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7637213468551636},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7005648016929626},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.5530996322631836},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48733219504356384},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40782344341278076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33516258001327515},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2510189414024353}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2003.1253246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W28827246","https://openalex.org/W63944998","https://openalex.org/W1966151719","https://openalex.org/W2034996068","https://openalex.org/W2103078980","https://openalex.org/W2112324761","https://openalex.org/W2112833506","https://openalex.org/W2544627682","https://openalex.org/W2916411819","https://openalex.org/W4206262716","https://openalex.org/W4231361442","https://openalex.org/W4232217773","https://openalex.org/W4241271647","https://openalex.org/W4241874262","https://openalex.org/W4243665729","https://openalex.org/W4244763500","https://openalex.org/W4246870635","https://openalex.org/W4249382013","https://openalex.org/W6601171042","https://openalex.org/W6602613798","https://openalex.org/W6676158974"],"related_works":["https://openalex.org/W1604898313","https://openalex.org/W2503642292","https://openalex.org/W1784521533","https://openalex.org/W1595151633","https://openalex.org/W1547595128","https://openalex.org/W2000058275","https://openalex.org/W2370911386","https://openalex.org/W1531780705","https://openalex.org/W3028015399","https://openalex.org/W2392817843"],"abstract_inverted_index":{"Large":[0],"instruction":[1,12,27,52,115,175],"window":[2,28,53,105],"processors":[3],"achieve":[4],"high":[5,62],"performance":[6,112,171],"by":[7],"exposing":[8],"large":[9,17,51,57,85,114,183],"amounts":[10],"of":[11,67,71,87,113,177,179],"level":[13],"parallelism.":[14],"However,":[15],"accessing":[16],"hardware":[18,185],"structures":[19,58],"typically":[20],"required":[21],"to":[22,48,94,117,121,169,174],"buffer":[23],"and":[24,41,45,89,98,155],"process":[25],"such":[26],"sizes":[29],"significantly":[30],"degrade":[31],"the":[32,111,122],"cycle":[33],"time.":[34],"This":[35],"paper":[36],"proposes":[37],"a":[38,50,61,72,84,146,167],"checkpoint":[39,140],"processing":[40],"recovery":[42],"(CPR)":[43],"microarchitecture,":[44],"shows":[46],"how":[47],"implement":[49],"processor":[54,168],"without":[55,181],"requiring":[56,182],"thus":[59],"permitting":[60],"clock":[63],"frequency.":[64],"We":[65],"focus":[66],"four":[68],"critical":[69],"aspects":[70],"microarchitecture:":[73],"1)":[74],"scheduling":[75,104],"instructions;":[76],"2)":[77],"recovering":[78,143],"from":[79,92,144],"branch":[80],"mispredicts;":[81],"3)":[82],"buffering":[83],"number":[86],"stores":[88,93],"forwarding":[90],"data":[91],"any":[95],"dependent":[96],"load;":[97],"4)":[99],"reclaiming":[100],"physical":[101,161],"registers.":[102],"While":[103],"size":[106],"is":[107],"important,":[108],"we":[109],"show":[110],"windows":[116,176],"be":[118],"more":[119],"sensitive":[120],"other":[123],"three":[124],"design":[125,137],"issues.":[126],"Our":[127,164],"CPR":[128],"proposal":[129],"incorporates":[130],"novel":[131],"microarchitecture":[132],"scheme":[133],"for":[134,142,151,159],"addressing":[135],"these":[136],"issues-a":[138],"selective":[139],"mechanism":[141],"mispredicts,":[145],"hierarchical":[147],"store":[148],"queue":[149],"organization":[150],"fast":[152],"store-load":[153],"forwarding,":[154],"an":[156],"effective":[157],"algorithm":[158],"aggressive":[160],"register":[162],"reclamation.":[163],"proposals":[165],"allow":[166],"realize":[170],"gains":[172],"due":[173],"thousands":[178],"instructions":[180],"cycle-critical":[184],"structures.":[186]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":7}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}