{"id":"https://openalex.org/W4255052811","doi":"https://doi.org/10.1109/micro.2003.1253243","title":"Beating in-order stalls with \"flea-flicker\" two-pass pipelining","display_name":"Beating in-order stalls with \"flea-flicker\" two-pass pipelining","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W4255052811","doi":"https://doi.org/10.1109/micro.2003.1253243"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2003.1253243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001672859","display_name":"R. D. Barnes","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.D. Barnes","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063351837","display_name":"S.J. Patel","orcid":"https://orcid.org/0009-0002-6068-5892"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.J. Patel","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060851801","display_name":"Erik Nystr\u00f6m","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.M. Nystrom","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033973791","display_name":"N. Navarro","orcid":"https://orcid.org/0009-0008-0089-8750"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Navarro","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112807106","display_name":"John W. Sias","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.W. Sias","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040404999","display_name":"Wen\u2010mei Hwu","orcid":"https://orcid.org/0000-0003-2532-5349"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.W. Hwu","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"387","last_page":"398"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8699588179588318},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.8242337703704834},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7472854256629944},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6509679555892944},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6420836448669434},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5852404832839966},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5447320938110352},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.45780324935913086},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.43117061257362366},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4152359664440155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3498183488845825},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.32375144958496094},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2096831202507019},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.14538174867630005}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8699588179588318},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.8242337703704834},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7472854256629944},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6509679555892944},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6420836448669434},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5852404832839966},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5447320938110352},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.45780324935913086},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.43117061257362366},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4152359664440155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3498183488845825},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.32375144958496094},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2096831202507019},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.14538174867630005},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2003.1253243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1999339108","https://openalex.org/W2034996068","https://openalex.org/W2075651377","https://openalex.org/W2107782879","https://openalex.org/W2117515905","https://openalex.org/W2118329107","https://openalex.org/W2121018372","https://openalex.org/W2123608497","https://openalex.org/W2131667412","https://openalex.org/W2138351227","https://openalex.org/W2146246439","https://openalex.org/W4231131543","https://openalex.org/W4232096869","https://openalex.org/W4237279653","https://openalex.org/W4246178214","https://openalex.org/W4246403730","https://openalex.org/W4246485703","https://openalex.org/W4247067623","https://openalex.org/W6681807825"],"related_works":["https://openalex.org/W1916582918","https://openalex.org/W2334517886","https://openalex.org/W2113960387","https://openalex.org/W1571009577","https://openalex.org/W2085860917","https://openalex.org/W2099786221","https://openalex.org/W1595275176","https://openalex.org/W2149160043","https://openalex.org/W2562747857","https://openalex.org/W2022515236"],"abstract_inverted_index":{"Accommodating":[0],"the":[1,10,43,56,81,116,161,166,172],"uncertain":[2],"latency":[3,49,79,138],"of":[4,9,29,47,155,168,174,190],"load":[5],"instructions":[6,132,142,146,156],"is":[7,183],"one":[8],"most":[11],"vexing":[12],"problems":[13],"in":[14,160,165],"in-order":[15,98,121,204],"microarchitecture":[16,44],"design":[17,182],"and":[18,58,69,171,186,193],"compiler":[19,57],"development.":[20],"Compilers":[21],"can":[22,199],"generate":[23],"schedules":[24],"with":[25,76],"a":[26,107,126,187],"high":[27],"degree":[28],"instruction-level":[30],"parallelism":[31],"but":[32,50],"cannot":[33],"effectively":[34],"accommodate":[35],"unanticipated":[36,137],"latencies;":[37],"incorporating":[38],"traditional":[39],"out-of-order":[40],"execution":[41],"into":[42],"hides":[45],"some":[46],"this":[48,103,181],"redundantly":[51],"performs":[52],"work":[53],"done":[54],"by":[55,105,125],"adds":[59],"additional":[60],"pipeline":[61,130,151],"stages.":[62],"Although":[63],"effective":[64],"techniques,":[65],"such":[66],"as":[67,112],"prefetching":[68],"threading,":[70],"have":[71],"been":[72],"proposed":[73],"to":[74,87,111],"deal":[75],"anticipable,":[77],"long":[78],"misses,":[80],"shorter,":[82],"more":[83],"diffuse":[84],"stalls":[85],"due":[86],"difficult-to-anticipate,":[88],"first-":[89],"or":[90],"second-level":[91],"misses":[92,170],"are":[93,147],"less":[94],"easily":[95],"hidden":[96],"on":[97,119,136],"architectures.":[99],"This":[100,177],"paper":[101,178],"addresses":[102],"problem":[104],"proposing":[106],"microarchitectural":[108],"technique,":[109],"referred":[110],"two-pass":[113],"pipelining,":[114],"wherein":[115],"program":[117],"executes":[118,131],"two":[120],"back-end":[122],"pipelines":[123],"coupled":[124],"queue.":[127],"The":[128,149],"\"advance\"":[129],"greedily,":[133],"without":[134],"stalling":[135],"dependences":[139],"(executing":[140],"independent":[141],"while":[143],"otherwise":[144],"blocking":[145],"deferred).":[148],"\"backup\"":[150],"allows":[152],"concurrent":[153],"resolution":[154],"that":[157,180,197],"were":[158],"deferred":[159],"other":[162],"pipeline,":[163],"resulting":[164],"absorption":[167],"shorter":[169],"overlap":[173],"longer":[175],"ones.":[176],"argues":[179],"both":[184],"achievable":[185],"good":[188],"use":[189],"transistor":[191],"resources":[192],"shows":[194],"results":[195],"indicating":[196],"it":[198],"deliver":[200],"significant":[201],"speedups":[202],"for":[203],"processor":[205],"designs.":[206]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}