{"id":"https://openalex.org/W4229988015","doi":"https://doi.org/10.1109/micro.2003.1253205","title":"Flexible compiler-managed L0 buffers for clustered VLIW processors","display_name":"Flexible compiler-managed L0 buffers for clustered VLIW processors","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W4229988015","doi":"https://doi.org/10.1109/micro.2003.1253205"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2003.1253205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/2117/96552","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046385142","display_name":"Enric Gibert","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Gibert","raw_affiliation_strings":["Universitat Polilt\u00e8cnica de Catalunya","Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Polilt\u00e8cnica de Catalunya","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":null,"display_name":"J. Sanchez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Sanchez","raw_affiliation_strings":["Universitat Polilt\u00e8cnica de Catalunya","Intel Barcelona Research Center, Intel Laboratories, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Polilt\u00e8cnica de Catalunya","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Laboratories, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Gonzalez","raw_affiliation_strings":["Universitat Polilt\u00e8cnica de Catalunya","Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Polilt\u00e8cnica de Catalunya","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":0.9324,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75064733,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"315","last_page":"325"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9028917551040649},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7526441216468811},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.674545407295227},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6669822335243225},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4686517119407654},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4591194689273834},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.451907753944397},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4276716709136963},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3197699189186096},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3049080967903137},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.09357330203056335}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9028917551040649},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7526441216468811},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.674545407295227},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6669822335243225},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4686517119407654},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4591194689273834},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.451907753944397},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4276716709136963},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3197699189186096},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3049080967903137},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.09357330203056335},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/micro.2003.1253205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/96552","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/96552","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/96552","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/96552","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6600000262260437}],"awards":[{"id":"https://openalex.org/G2773299429","display_name":null,"funder_award_id":"TIC2001-0995-C02-01","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1899165969","https://openalex.org/W1963718362","https://openalex.org/W2072480015","https://openalex.org/W2083868341","https://openalex.org/W2087256755","https://openalex.org/W2129151831","https://openalex.org/W2129207930","https://openalex.org/W2142342708","https://openalex.org/W2153505787","https://openalex.org/W3143794063","https://openalex.org/W3147835733","https://openalex.org/W4231070018","https://openalex.org/W4231462625","https://openalex.org/W4235617886","https://openalex.org/W4236258190","https://openalex.org/W4240165549","https://openalex.org/W4244816354","https://openalex.org/W4246289115","https://openalex.org/W4249006057","https://openalex.org/W4249378766","https://openalex.org/W4250012106","https://openalex.org/W4255206099","https://openalex.org/W6681335196","https://openalex.org/W6792981720","https://openalex.org/W6793159789","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2031173804","https://openalex.org/W3085471909","https://openalex.org/W2020176098","https://openalex.org/W2012518269","https://openalex.org/W2086718556","https://openalex.org/W2167303720","https://openalex.org/W2066160958","https://openalex.org/W2146079099","https://openalex.org/W1860107648","https://openalex.org/W1496086148"],"abstract_inverted_index":{"Wire":[0],"delays":[1],"are":[2,119,140,177],"a":[3,34,39,59,160,165,196,203],"major":[4],"concern":[5],"for":[6,150],"current":[7],"and":[8,38,192],"forthcoming":[9],"processors.":[10],"One":[11],"approach":[12],"to":[13,18,26,64,74,84,107,112,127,142],"attack":[14],"this":[15,70],"problem":[16],"is":[17,125,170],"divide":[19],"the":[20,42,46,55,86,102,122,151,157,181],"processor":[21,163],"into":[22],"semi-independent":[23],"units":[24],"referred":[25],"as":[27,52],"clusters.":[28],"A":[29],"cluster":[30,81],"usually":[31],"consists":[32],"of":[33,41,57,89,96,104,134,159],"local":[35],"register":[36],"file":[37],"subset":[40],"functional":[43],"units,":[44],"while":[45],"data":[47,109,168,206],"cache":[48,61,91,169],"remains":[49],"centralized.":[50],"However,":[51],"technology":[53],"evolves,":[54],"latency":[56],"such":[58,175],"centralized":[60],"increase":[62],"leading":[63],"an":[65],"important":[66],"performance":[67,87,158],"impact.":[68],"In":[69,179],"paper,":[71],"we":[72],"propose":[73],"include":[75],"flexible":[76,105],"low-latency":[77],"buffers":[78,118,176],"in":[79,82,98],"each":[80,99],"order":[83],"reduce":[85],"impact":[88],"higher":[90],"latencies.":[92],"The":[93,115],"reduced":[94],"number":[95],"entries":[97],"buffer":[100],"permits":[101],"design":[103],"ways":[106],"map":[108],"from":[110],"L1":[111,167,205],"these":[113,147],"buffers.":[114,148],"proposed":[116,141,182],"L0":[117],"managed":[120],"by":[121,172],"compiler,":[123],"which":[124,129],"responsible":[126],"decide":[128],"memory":[130],"instructions":[131],"make":[132],"us":[133],"them.":[135],"Effective":[136],"instruction":[137],"scheduling":[138],"techniques":[139],"generate":[143],"code":[144],"that":[145,156],"exploits":[146],"Results":[149],"Mediabench":[152],"benchmark":[153],"suite":[154],"show":[155],"clustered":[161,193],"VLIW":[162],"with":[164,195,202],"unified":[166],"improved":[171],"16%":[173],"when":[174],"used.":[178],"addition,":[180],"architecture":[183],"also":[184],"shows":[185],"significant":[186],"advantages":[187],"over":[188],"both":[189],"MultiVLIW":[190],"processors":[191,194],"word-interleaved":[197],"cache,":[198],"two":[199],"state-of-the-art":[200],"designs":[201],"distributed":[204],"cache.":[207]},"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}