{"id":"https://openalex.org/W4236272793","doi":"https://doi.org/10.1109/micro.2003.1253203","title":"WaveScalar","display_name":"WaveScalar","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W4236272793","doi":"https://doi.org/10.1109/micro.2003.1253203"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2003.1253203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005764203","display_name":"Steven Swanson","orcid":"https://orcid.org/0000-0002-5896-1037"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Swanson","raw_affiliation_strings":["University of Washington","Computer Science and Engineering, University of Washington, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Computer Science and Engineering, University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057277134","display_name":"Ken Michelson","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Michelson","raw_affiliation_strings":["University of Washington","Computer Science and Engineering, University of Washington, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Computer Science and Engineering, University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019748631","display_name":"Andrew Schwerin","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Schwerin","raw_affiliation_strings":["University of Washington","Computer Science and Engineering, University of Washington, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Computer Science and Engineering, University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063231555","display_name":"Mark Oskin","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Oskin","raw_affiliation_strings":["University of Washington","Computer Science and Engineering, University of Washington, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Computer Science and Engineering, University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":5.3598,"has_fulltext":false,"cited_by_count":131,"citation_normalized_percentile":{"value":0.96529397,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8986629247665405},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.791498601436615},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5718809962272644},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5376065969467163},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5019533634185791},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4813961982727051},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46160760521888733},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4203720986843109},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4120030701160431},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3204488456249237},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1981540024280548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8986629247665405},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.791498601436615},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5718809962272644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5376065969467163},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5019533634185791},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4813961982727051},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46160760521888733},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4203720986843109},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4120030701160431},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3204488456249237},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1981540024280548}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2003.1253203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W1525227808","https://openalex.org/W1559577056","https://openalex.org/W1571640363","https://openalex.org/W1579339160","https://openalex.org/W1982205631","https://openalex.org/W1984527041","https://openalex.org/W1985297731","https://openalex.org/W1990087033","https://openalex.org/W2010556856","https://openalex.org/W2016133841","https://openalex.org/W2018885404","https://openalex.org/W2022667180","https://openalex.org/W2044831861","https://openalex.org/W2051676750","https://openalex.org/W2062182248","https://openalex.org/W2083868341","https://openalex.org/W2094147541","https://openalex.org/W2101536355","https://openalex.org/W2101985540","https://openalex.org/W2109706066","https://openalex.org/W2111880608","https://openalex.org/W2112590555","https://openalex.org/W2129192659","https://openalex.org/W2131867938","https://openalex.org/W2134715867","https://openalex.org/W2136884213","https://openalex.org/W2151845324","https://openalex.org/W2158561130","https://openalex.org/W2171532807","https://openalex.org/W2432517183","https://openalex.org/W4232446824","https://openalex.org/W4233477625","https://openalex.org/W4235178180","https://openalex.org/W4236258190","https://openalex.org/W4240754224","https://openalex.org/W4242368470","https://openalex.org/W4246838776","https://openalex.org/W4250191671","https://openalex.org/W4250857881","https://openalex.org/W4301736542","https://openalex.org/W6633495097","https://openalex.org/W6675045565","https://openalex.org/W6679984923","https://openalex.org/W6680290872","https://openalex.org/W6682107543","https://openalex.org/W6683418528","https://openalex.org/W6813828836","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2132173263","https://openalex.org/W2081416538","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2085872434","https://openalex.org/W2883183116","https://openalex.org/W2026084820","https://openalex.org/W2562747857","https://openalex.org/W4308095153"],"abstract_inverted_index":{"Silicon":[0],"technology":[1],"continues":[2],"to":[3,30,55,108],"provide":[4],"an":[5,23,53,111,199],"exponential":[6,35],"increase":[7],"in":[8,81,97,117,122,124,134,147,161],"the":[9,34,125,142,164,174,189,196],"availability":[10],"of":[11,37,153],"raw":[12],"transistors.":[13],"Effectively":[14],"translating":[15],"this":[16,49],"resource":[17],"into":[18],"application":[19],"performance,":[20],"however,":[21],"is":[22,60,76,106],"open":[24],"challenge.":[25],"Ever":[26],"increasing":[27],"wire-delay":[28],"relative":[29],"switching":[31],"speed":[32],"and":[33,66,128,141,159,178,191],"cost":[36],"circuit":[38],"complexity":[39],"make":[40],"simply":[41],"scaling":[42],"up":[43],"existing":[44],"processor":[45],"designs":[46],"futile.":[47],"In":[48],"paper,":[50],"we":[51],"present":[52],"alternative":[54],"superscalar":[56,202],"design,":[57],"WaveScalar.":[58],"WaveScalar":[59,75,104,119,137,175],"a":[61,89,118,148,150,180],"dataflow":[62,79,90,135],"instruction":[63,116,176],"set":[64,177],"architecture":[65],"execution":[67],"model":[68],"designed":[69,107],"for":[70,188,210],"scalable,":[71],"low-complexity/high":[72],"performance":[73],"processors.":[74],"unique":[77],"among":[78],"architectures":[80,138],"efficiently":[82],"providing":[83],"traditional":[84],"memory":[85,113,126],"semantics.":[86],"At":[87],"last,":[88],"machine":[91],"can":[92],"run":[93,109],"\"real-world\"":[94],"programs,":[95],"written":[96],"any":[98],"language,":[99],"without":[100],"sacrificing":[101],"parallelism.":[102],"The":[103],"ISA":[105],"on":[110,146,184],"intelligent":[112],"system.":[114],"Each":[115],"binary":[120],"executes":[121],"place":[123],"system":[127],"explicitly":[129],"communicates":[130],"with":[131,207],"its":[132],"dependents":[133],"fashion.":[136],"cache":[139],"instructions":[140],"values":[143],"they":[144],"operate":[145],"WaveCache,":[149],"simple":[151],"grid":[152],"\"alu-in-cache\"":[154],"nodes.":[155],"By":[156],"co-locating":[157],"computation":[158],"data":[160],"physical":[162],"space,":[163],"WaveCache":[165,197],"minimizes":[166],"long":[167],"wire,":[168],"high-latency":[169],"communication.":[170],"This":[171],"paper":[172],"introduces":[173],"evaluates":[179],"simulated":[181],"implementation":[182],"based":[183],"current":[185],"technology.":[186],"Results":[187],"SPEC":[190],"Mediabench":[192],"applications":[193],"demonstrate":[194],"that":[195],"out-performs":[198],"aggressively":[200],"configured":[201],"design":[203],"by":[204],"2-7":[205],"times,":[206],"ample":[208],"opportunities":[209],"future":[211],"optimizations.":[212]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-08-27T14:10:00.468798","created_date":"2022-05-12T00:00:00"}