{"id":"https://openalex.org/W4237444170","doi":"https://doi.org/10.1109/micro.2003.1253200","title":"Hardware support for control transfers in code caches","display_name":"Hardware support for control transfers in code caches","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W4237444170","doi":"https://doi.org/10.1109/micro.2003.1253200"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2003.1253200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055893647","display_name":"H.-S. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.-S. Kim","raw_affiliation_strings":["University of Wisconsin","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017566347","display_name":"James E. Smith","orcid":"https://orcid.org/0000-0001-7908-1859"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.E. Smith","raw_affiliation_strings":["University of Wisconsin","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.6974,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.70624838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"253","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8583760857582092},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.774416446685791},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6943296194076538},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.45828479528427124},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.44659560918807983},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.446522057056427},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.40971890091896057},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.40269190073013306},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3827155828475952},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.378473699092865},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14347901940345764}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8583760857582092},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.774416446685791},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6943296194076538},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.45828479528427124},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.44659560918807983},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.446522057056427},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.40971890091896057},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.40269190073013306},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3827155828475952},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.378473699092865},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14347901940345764},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2003.1253200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W32956393","https://openalex.org/W63944998","https://openalex.org/W86243697","https://openalex.org/W1774418490","https://openalex.org/W1986152061","https://openalex.org/W2030281933","https://openalex.org/W2032094184","https://openalex.org/W2063255488","https://openalex.org/W2084451631","https://openalex.org/W2102664711","https://openalex.org/W2103940946","https://openalex.org/W2139749211","https://openalex.org/W2140351961","https://openalex.org/W2140370341","https://openalex.org/W2150023094","https://openalex.org/W2161261909","https://openalex.org/W2165423885","https://openalex.org/W2916411819","https://openalex.org/W2992694935","https://openalex.org/W4230001087","https://openalex.org/W4231002400","https://openalex.org/W4232419160","https://openalex.org/W4236694484","https://openalex.org/W4243006798","https://openalex.org/W4247840886","https://openalex.org/W4250948891","https://openalex.org/W4253767979","https://openalex.org/W4254722292","https://openalex.org/W6601323508","https://openalex.org/W6602613798","https://openalex.org/W6603516720","https://openalex.org/W6638136218","https://openalex.org/W6658560632","https://openalex.org/W6677836369","https://openalex.org/W6681476407","https://openalex.org/W6684040092","https://openalex.org/W6771353042"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2363769136","https://openalex.org/W2148571123","https://openalex.org/W2012518269","https://openalex.org/W2086718556","https://openalex.org/W2146079099","https://openalex.org/W1965891727","https://openalex.org/W57688818","https://openalex.org/W1496086148"],"abstract_inverted_index":{"Many":[0],"dynamic":[1],"optimization":[2],"and/or":[3],"binary":[4,69],"translation":[5],"systems":[6,17],"hold":[7],"optimize/translated":[8],"superblocks":[9],"in":[10,42,50,99,124,150],"a":[11,88,113,130,147,160,166,192,200,217,222],"code":[12,15,44,73,91,125,152,194],"cache.":[13],"Conventional":[14],"caching":[16],"suffer":[18],"from":[19,48,67],"overheads":[20,185],"when":[21],"control":[22],"is":[23,38,144],"transferred":[24],"form":[25],"one":[26],"cached":[27],"superblock":[28,83],"to":[29,64,72,111,140,199],"another,":[30],"especially":[31],"via":[32],"register-indirect":[33,58,179],"jumps.":[34,180],"The":[35],"basic":[36],"problem":[37],"that":[39,87,135],"instruction":[40],"addresses":[41],"the":[43,51,62,104,109,119,137,183],"cache":[45,74,92,126,168,195],"are":[46,174,186],"different":[47],"those":[49],"original":[52,105],"program":[53],"binary.":[54,106],"Therefore,":[55],"performance":[56,122,197],"for":[57,169,176],"jumps":[59],"depends":[60],"on":[61,146],"ability":[63],"translate":[65],"efficiently":[66,177],"source":[68],"PC":[70,75],"values":[71],"values.":[76],"We":[77,107,128],"analyze":[78],"several":[79],"key":[80],"aspects":[81],"of":[82,156,211],"chaining":[84,184],"and":[85,165,208],"find":[86],"conventional":[89,114],"baseline":[90],"with":[93],"software":[94,132],"jump":[95,171],"target":[96,172],"prediction":[97,133,203],"results":[98,215],"14.6%":[100],"IPC":[101,138,219],"loss":[102,139],"versus":[103],"identify":[108],"inability":[110],"use":[112],"return":[115,162],"address":[116,163],"stack":[117,164],"as":[118],"most":[120],"significant":[121],"limiter":[123],"systems.":[127],"introduce":[129],"modified":[131],"technique":[134,143,148],"reduces":[136],"11.4%.":[141],"This":[142],"based":[145],"used":[149],"threaded":[151],"interpreters.":[153],"A":[154],"number":[155],"hardware":[157,167],"mechanisms,":[158,191],"including":[159],"specialized":[161],"translated":[170],"addresses,":[173],"studied":[175],"supporting":[178],"Once":[181],"all":[182],"removed":[187],"by":[188],"these":[189],"support":[190],"superblock-based":[193],"improves":[196],"due":[198],"better":[201],"branch":[202],"rate,":[204],"improved":[205],"I-cache":[206],"locality,":[207],"increased":[209],"chances":[210],"straight-line":[212],"fetches.":[213],"Simulation":[214],"show":[216],"7.7%":[218],"improvement":[220],"over":[221],"current":[223],"generation":[224],"4-way":[225],"superscalar":[226],"processor.":[227]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}