{"id":"https://openalex.org/W4250692521","doi":"https://doi.org/10.1109/micro.2003.1253185","title":"Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction","display_name":"Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W4250692521","doi":"https://doi.org/10.1109/micro.2003.1253185"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2003.1253185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067547869","display_name":"Rakesh Kumar","orcid":"https://orcid.org/0000-0002-3290-2629"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Kumar","raw_affiliation_strings":["University of California","Department of Computer Science and Engineering, University of California, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046909383","display_name":"Keith I. Farkas","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.I. Farkas","raw_affiliation_strings":["HP Laboratories","HP Laboratories, Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HP Laboratories","institution_ids":[]},{"raw_affiliation_string":"HP Laboratories, Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.P. Jouppi","raw_affiliation_strings":["HP Laboratories","HP Laboratories, Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HP Laboratories","institution_ids":[]},{"raw_affiliation_string":"HP Laboratories, Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011491987","display_name":"Parthasarathy Ranganathan","orcid":"https://orcid.org/0000-0002-9751-5902"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Ranganathan","raw_affiliation_strings":["HP Laboratories","HP Laboratories, Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HP Laboratories","institution_ids":[]},{"raw_affiliation_string":"HP Laboratories, Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065583627","display_name":"Dean M. Tullsen","orcid":"https://orcid.org/0000-0003-3174-9316"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.M. Tullsen","raw_affiliation_strings":["University of California","Department of Computer Science and Engineering, University of California, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.5088,"has_fulltext":false,"cited_by_count":370,"citation_normalized_percentile":{"value":0.97511019,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7586550712585449},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.6002393960952759},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5761104822158813},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.557631254196167},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5516685247421265},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5490090250968933},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.545569896697998},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5321105122566223},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.5169252753257751},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5135769844055176},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.4978146553039551},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49481791257858276},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4730723798274994},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44095444679260254},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.4298250079154968},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4147173762321472},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41461294889450073},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3620726466178894},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27894431352615356},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13780629634857178},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1266213059425354}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7586550712585449},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.6002393960952759},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5761104822158813},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.557631254196167},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5516685247421265},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5490090250968933},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.545569896697998},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5321105122566223},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.5169252753257751},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5135769844055176},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.4978146553039551},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49481791257858276},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4730723798274994},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44095444679260254},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.4298250079154968},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4147173762321472},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41461294889450073},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3620726466178894},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27894431352615356},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13780629634857178},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1266213059425354},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2003.1253185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2003.1253185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W49459401","https://openalex.org/W58922746","https://openalex.org/W65564217","https://openalex.org/W150323568","https://openalex.org/W1503616167","https://openalex.org/W1515587081","https://openalex.org/W1984624661","https://openalex.org/W2075086017","https://openalex.org/W2107419853","https://openalex.org/W2108730429","https://openalex.org/W2125754912","https://openalex.org/W2129192659","https://openalex.org/W2131797921","https://openalex.org/W2131894786","https://openalex.org/W2135948795","https://openalex.org/W2153456949","https://openalex.org/W2158745536","https://openalex.org/W2174102096","https://openalex.org/W3140903683","https://openalex.org/W4245804582","https://openalex.org/W4247546971","https://openalex.org/W4251244527","https://openalex.org/W4254517410","https://openalex.org/W6602011513","https://openalex.org/W6602367888","https://openalex.org/W6602628681","https://openalex.org/W6606148001","https://openalex.org/W6630369488","https://openalex.org/W6683582875","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2443567922","https://openalex.org/W1976634368","https://openalex.org/W782195220","https://openalex.org/W2141691012","https://openalex.org/W2158554422","https://openalex.org/W2070191702","https://openalex.org/W2078224011","https://openalex.org/W1991794334","https://openalex.org/W2587244181","https://openalex.org/W2405415613"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"and":[3,46],"evaluates":[4],"single-ISA":[5],"heterogeneous":[6,20],"multi-core":[7],"architectures":[8],"as":[9],"a":[10,68,79,105],"mechanism":[11],"to":[12,42],"reduce":[13],"processor":[14],"power":[15,47],"dissipation.":[16],"Our":[17,49],"design":[18,28],"incorporates":[19],"cores":[21],"representing":[22],"different":[23],"points":[24],"in":[25,88,110,117],"the":[26,38],"power/performance":[27],"space;":[29],"during":[30],"an":[31,59],"application's":[32],"execution,":[33],"system":[34],"software":[35],"dynamically":[36],"chooses":[37],"most":[39],"appropriate":[40],"core":[41],"meet":[43],"specific":[44],"performance":[45,70,99],"requirements.":[48],"evaluation":[50],"of":[51,107],"this":[52],"architecture":[53],"shows":[54],"significant":[55],"energy":[56,65,82],"benefits.":[57],"For":[58],"objective":[60,91],"function":[61,92],"that":[62,93],"optimizes":[63,94],"for":[64,72,95],"efficiency":[66],"with":[67,97],"tight":[69],"threshold,":[71],"14":[73],"SPEC":[74],"benchmarks,":[75],"our":[76],"results":[77],"indicate":[78],"39%":[80],"average":[81],"reduction":[83],"while":[84,113],"only":[85,115],"sacrificing":[86,114],"3%":[87],"performance.":[89,118],"An":[90],"energy-delay":[96,111],"looser":[98],"bounds":[100],"achieves,":[101],"on":[102],"average,":[103],"nearly":[104],"factor":[106],"three":[108],"improvements":[109],"product":[112],"22%":[116],"Energy":[119],"savings":[120],"are":[121],"substantially":[122],"more":[123],"than":[124],"chip-wide":[125],"voltage/frequency":[126],"scaling.":[127]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":20},{"year":2017,"cited_by_count":25},{"year":2016,"cited_by_count":36},{"year":2015,"cited_by_count":30},{"year":2014,"cited_by_count":23},{"year":2013,"cited_by_count":25},{"year":2012,"cited_by_count":31}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}