{"id":"https://openalex.org/W4251809495","doi":"https://doi.org/10.1109/micro.2002.1176257","title":"Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks","display_name":"Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W4251809495","doi":"https://doi.org/10.1109/micro.2002.1176257"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2002.1176257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084833912","display_name":"C. Kozyrakis","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Kozyrakis","raw_affiliation_strings":["Electrical Engineering Department, University of Stanford, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010346136","display_name":"D. Patterson","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Patterson","raw_affiliation_strings":["Computer Science Division, University of California Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Division, University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9746000170707703,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9580334424972534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8851034641265869},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5821106433868408},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5668900012969971},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5558705925941467},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5217978954315186},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.484829306602478},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48191192746162415},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4558306336402893},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.425701767206192},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.42332231998443604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4198864996433258},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.41802161931991577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32967978715896606},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.17983555793762207},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16525793075561523},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.11977633833885193}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9580334424972534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8851034641265869},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5821106433868408},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5668900012969971},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5558705925941467},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5217978954315186},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.484829306602478},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48191192746162415},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4558306336402893},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.425701767206192},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.42332231998443604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4198864996433258},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.41802161931991577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32967978715896606},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.17983555793762207},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16525793075561523},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.11977633833885193},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2002.1176257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1525626703","https://openalex.org/W1564901611","https://openalex.org/W1727627327","https://openalex.org/W1920227747","https://openalex.org/W2044324015","https://openalex.org/W2106248457","https://openalex.org/W2122442616","https://openalex.org/W2129192659","https://openalex.org/W2148041475","https://openalex.org/W2171825402","https://openalex.org/W3146145663","https://openalex.org/W4234211448","https://openalex.org/W4236258190","https://openalex.org/W4236485791","https://openalex.org/W4255632552","https://openalex.org/W6633954782","https://openalex.org/W6678014108","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2115688358","https://openalex.org/W2164026451","https://openalex.org/W1897551170","https://openalex.org/W1833231962","https://openalex.org/W1607469815","https://openalex.org/W2114750404","https://openalex.org/W2163046274","https://openalex.org/W3089200294","https://openalex.org/W2060231710","https://openalex.org/W2148099609"],"abstract_inverted_index":{"Multimedia":[0],"processing":[1],"on":[2],"embedded":[3,45],"devices":[4],"requires":[5],"an":[6,29],"architecture":[7,38],"that":[8,61,72,108],"leads":[9],"to":[10,33,39,79,88,156],"high":[11],"performance,":[12],"low":[13],"power":[14,121],"consumption,":[15],"reduced":[16],"design":[17],"complexity,":[18],"and":[19,41,57,86,116,140,144],"small":[20],"code":[21,74,85,139],"size.":[22],"In":[23],"this":[24],"paper,":[25],"we":[26],"use":[27],"EEMBC,":[28],"industrial":[30],"benchmark":[31],"suite,":[32],"compare":[34],"the":[35,51,58,137,147],"VIRAM":[36,52,76,96,122,149],"vector":[37,64],"superscalar":[40,105],"VLIW":[42,84,130,138,158],"processors":[43],"for":[44,75],"multimedia":[46],"applications.":[47],"The":[48,93],"comparison":[49],"covers":[50],"instruction":[53],"set,":[54],"vectorizing":[55],"compiler":[56],"prototype":[59],"chip":[60,97],"integrates":[62],"a":[63,103,110],"processor":[65,107,150],"with":[66],"DRAM":[67],"main":[68],"memory.":[69],"We":[70],"demonstrate":[71],"executable":[73],"is":[77,98,123,151],"up":[78],"10":[80,118,125],"times":[81,100,112,119,126],"smaller":[82],"than":[83,102,128,154],"comparable":[87],"/spl":[89],"times/86":[90],"CISC":[91],"code.":[92],"simple,":[94],"cache-less":[95],"2":[99],"faster":[101,113,127,153],"4-way":[104],"RISC":[106],"uses":[109],"5":[111],"clock":[114],"frequency":[115],"consumes":[117],"more":[120],"also":[124],"cache-based":[129],"processors.":[131],"Even":[132],"after":[133],"manual":[134],"optimization":[135],"of":[136,142],"insertion":[141],"SIMD":[143],"DSP":[145],"instructions,":[146],"single-issue":[148],"60%":[152],"5-way":[155],"8-way":[157],"designs.":[159]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":7}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}