{"id":"https://openalex.org/W4256340367","doi":"https://doi.org/10.1109/micro.2002.1176247","title":"Dynamic addressing memory arrays with physical locality","display_name":"Dynamic addressing memory arrays with physical locality","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W4256340367","doi":"https://doi.org/10.1109/micro.2002.1176247"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2002.1176247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024803816","display_name":"S. Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Hsu","raw_affiliation_strings":["Intel Labs., Intel Corp., USA","Microprocessor Research, Intel Laboratories, Intel Corporation, USA","Department of Electrical & Computer Engineering, Oregon State University, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs., Intel Corp., USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Oregon State University, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Intel Labs., Intel Corp., USA","Microprocessor Research, Intel Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs., Intel Corp., USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055582540","display_name":"Shih-Chang Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Chang Lai","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Oregon State University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Oregon State University, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013196790","display_name":"R. Krishnamurthy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Krishnamurthy","raw_affiliation_strings":["Microprocessor Research, Intel Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012853664","display_name":"K. Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Lai","raw_affiliation_strings":["Microprocessor Research, Intel Laboratories, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024803816"],"corresponding_institution_ids":["https://openalex.org/I131249849","https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.4497,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71600679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8189272284507751},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7441364526748657},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.6695023775100708},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6335282921791077},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.5818869471549988},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5308775901794434},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48726406693458557},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4870500862598419},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.46012306213378906},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4528232514858246},{"id":"https://openalex.org/keywords/locality-of-reference","display_name":"Locality of reference","score":0.4319302439689636},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.42741984128952026},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41380494832992554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3621821403503418},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24080601334571838},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21667814254760742},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.12614664435386658}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8189272284507751},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7441364526748657},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.6695023775100708},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6335282921791077},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5818869471549988},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5308775901794434},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48726406693458557},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4870500862598419},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.46012306213378906},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4528232514858246},{"id":"https://openalex.org/C27602214","wikidata":"https://www.wikidata.org/wiki/Q1868547","display_name":"Locality of reference","level":3,"score":0.4319302439689636},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.42741984128952026},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41380494832992554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3621821403503418},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24080601334571838},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21667814254760742},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.12614664435386658},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2002.1176247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2097988171","https://openalex.org/W2103078980","https://openalex.org/W2120062652","https://openalex.org/W2129760904","https://openalex.org/W2157465781","https://openalex.org/W2171825402","https://openalex.org/W4236258190","https://openalex.org/W4244264053","https://openalex.org/W4246870635","https://openalex.org/W4253421865","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2046135507","https://openalex.org/W2170916677","https://openalex.org/W2055523704","https://openalex.org/W2158354218","https://openalex.org/W4225959196","https://openalex.org/W3158075610","https://openalex.org/W2167871406","https://openalex.org/W4256340367","https://openalex.org/W3204883325","https://openalex.org/W2085117559"],"abstract_inverted_index":{"As":[0],"pipeline":[1],"width":[2],"and":[3,17,58,72,142],"depth":[4],"grow":[5],"to":[6,31,36,47,69,93,103,113],"improve":[7],"performance,":[8],"memory":[9,41],"arrays":[10,42],"in":[11,15,22,133],"microprocessors":[12],"are":[13],"growing":[14],"entries":[16],"ports.":[18],"Arrays":[19],"will":[20],"increase":[21,114],"physical":[23,78,88,110],"size,":[24],"which":[25],"prolongs":[26],"the":[27,53,81,105,109,115,128,139,143,151],"access":[28,82,129,135],"time":[29,83,137],"due":[30],"wiring":[32],"delay.":[33],"In":[34],"order":[35],"boost":[37],"clock":[38],"frequency,":[39],"these":[40],"must":[43],"take":[44],"multiple":[45],"cycles":[46],"complete":[48],"an":[49],"access.":[50],"This":[51,62],"delays":[52],"scheduling":[54,94],"of":[55,108,117,150],"dependent":[56,76,95],"instructions":[57],"affects":[59],"overall":[60],"performance.":[61],"paper":[63,99],"proposes":[64],"a":[65,86,101],"different":[66],"circuit":[67,121],"organization":[68],"enable":[70],"fast":[71,118],"slow":[73],"accesses":[74],"solely":[75],"on":[77,85],"locality.":[79],"Since":[80],"depends":[84],"fixed":[87],"location,":[89],"it":[90],"is":[91],"pre-determined":[92],"instructions.":[96],"Furthermore,":[97],"this":[98,124],"presents":[100],"mechanism":[102],"re-configure":[104],"address":[106],"decoding":[107],"register":[111,140],"file":[112,141],"occurrence":[116],"accesses.":[119],"Detailed":[120],"simulation":[122],"using":[123],"proposed":[125],"method":[126],"determines":[127],"cycle":[130,136],"time.":[131],"Reduction":[132],"average":[134],"for":[138],"first":[144],"level":[145],"data":[146],"cache":[147],"recovers":[148],"73%":[149],"IPC":[152],"degradation.":[153]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}