{"id":"https://openalex.org/W4235617886","doi":"https://doi.org/10.1109/micro.2002.1176245","title":"Compiler managed micro-cache bypassing for high performance EPIC processors","display_name":"Compiler managed micro-cache bypassing for high performance EPIC processors","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W4235617886","doi":"https://doi.org/10.1109/micro.2002.1176245"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2002.1176245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101174906","display_name":"Youfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Youfeng Wu","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074052545","display_name":"R. Rakvic","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rakvic","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101706560","display_name":"Liling Chen","orcid":"https://orcid.org/0000-0002-3062-5568"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Ling Chen","raw_affiliation_strings":["Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106465103","display_name":"Chyi-Chang Miao","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chyi-Chang Miao","raw_affiliation_strings":["Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036971013","display_name":"G. Chrysos","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Chrysos","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020924178","display_name":"J. Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Fang","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2387,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.81764596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"28","issue":null,"first_page":"134","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8332411050796509},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7243039011955261},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7173776626586914},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.6732457876205444},{"id":"https://openalex.org/keywords/epic","display_name":"EPIC","score":0.6051461100578308},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5377678275108337},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5331622362136841},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.5029448866844177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46023133397102356},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44118037819862366},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40325701236724854},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.327626496553421}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8332411050796509},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7243039011955261},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7173776626586914},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.6732457876205444},{"id":"https://openalex.org/C115519274","wikidata":"https://www.wikidata.org/wiki/Q267903","display_name":"EPIC","level":2,"score":0.6051461100578308},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5377678275108337},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5331622362136841},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.5029448866844177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46023133397102356},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44118037819862366},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40325701236724854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.327626496553421},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2002.1176245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W79022431","https://openalex.org/W1604332644","https://openalex.org/W1979072566","https://openalex.org/W1988949749","https://openalex.org/W2009711341","https://openalex.org/W2040778410","https://openalex.org/W2054206030","https://openalex.org/W2075651377","https://openalex.org/W2100928955","https://openalex.org/W2110296438","https://openalex.org/W2115890138","https://openalex.org/W2122939826","https://openalex.org/W2133916137","https://openalex.org/W2139357537","https://openalex.org/W2140001655","https://openalex.org/W2154512574","https://openalex.org/W2156064678","https://openalex.org/W2164228393","https://openalex.org/W2177605905","https://openalex.org/W4239853937","https://openalex.org/W4242420966","https://openalex.org/W4244405793","https://openalex.org/W4253832414","https://openalex.org/W6603205614","https://openalex.org/W6825925576"],"related_works":["https://openalex.org/W2151979312","https://openalex.org/W2606632758","https://openalex.org/W3094193311","https://openalex.org/W4300961093","https://openalex.org/W1505520868","https://openalex.org/W4389987802","https://openalex.org/W3103040662","https://openalex.org/W1483777094","https://openalex.org/W2078987697","https://openalex.org/W2352709812"],"abstract_inverted_index":{"Advanced":[0],"microprocessors":[1],"have":[2],"been":[3],"increasing":[4],"clock":[5],"rates,":[6],"well":[7],"beyond":[8],"the":[9,63,70,75,88,100,132,161,171],"Gigahertz":[10],"boundary.":[11],"For":[12,170],"such":[13],"high":[14],"performance":[15,40,98,178],"microprocessors,":[16],"a":[17,38,49,67,94],"small":[18],"and":[19,29,47,74,80,109,124,140,158,163],"fast":[20],"data":[21],"micro-cache":[22],"(ucache)":[23],"is":[24,152],"important":[25],"to":[26,53,82,116,149],"overall":[27,177],"performance,":[28],"proper":[30],"management":[31],"of":[32,111,144],"it":[33],"via":[34],"load":[35,71,112],"bypassing":[36,56,65,175],"has":[37],"significant":[39,95],"impact.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45],"propose":[46],"evaluate":[48],"hardware-software":[50],"collaborative":[51,91],"technique":[52],"manage":[54],"ucache":[55,64,133],"for":[57,99],"EPIC":[58],"processors.":[59],"The":[60,90,142],"hardware":[61],"supports":[62],"with":[66],"fag":[68],"in":[69,97],"instruction":[72],"format,":[73],"compiler":[76],"employs":[77],"static":[78],"analysis":[79],"profiling":[81],"identify":[83],"loads":[84,148],"that":[85],"should":[86],"bypass":[87,117],"ucache.":[89],"method":[92],"achieves":[93],"improvement":[96],"SpecInt2000":[101],"benchmarks.":[102],"On":[103],"average,":[104],"about":[105],"40%,":[106],"30%,":[107],"24%,":[108],"22%":[110],"references":[113],"are":[114],"identified":[115],"256":[118,172],"B,":[119],"1":[120],"K,":[121,123],"4":[122],"8":[125],"K":[126],"sized":[127],"ucaches,":[128],"respectively.":[129],"This":[130],"reduces":[131],"miss":[134],"rates":[135],"by":[136,154,181],"39%,":[137],"32%,":[138],"28%,":[139],"26%.":[141],"number":[143],"pipeline":[145],"stalls":[146],"from":[147],"their":[150],"uses":[151],"reduced":[153],"13%,":[155],"9%,":[156],"6%,":[157],"5%.":[159,182],"Meanwhile,":[160],"L1":[162],"L2":[164],"cache":[165],"misses":[166],"remain":[167],"largely":[168],"unchanged.":[169],"B":[173],"ucache,":[174],"improves":[176],"on":[179],"average":[180]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}