{"id":"https://openalex.org/W4250012106","doi":"https://doi.org/10.1109/micro.2002.1176244","title":"Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor","display_name":"Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W4250012106","doi":"https://doi.org/10.1109/micro.2002.1176244"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2002.1176244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/2117/101363","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046385142","display_name":"Enric Gibert","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Gibert","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":null,"display_name":"J. Sanchez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Sanchez","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Gonzalez","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9144012928009033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.835939884185791},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6426635384559631},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5907434225082397},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.455133318901062},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.44962483644485474},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.4398535490036011},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4374491572380066},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4331795275211334},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.39332860708236694},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2859548330307007},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21484902501106262},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.09089410305023193}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9144012928009033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.835939884185791},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6426635384559631},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5907434225082397},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.455133318901062},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.44962483644485474},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.4398535490036011},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4374491572380066},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4331795275211334},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.39332860708236694},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2859548330307007},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21484902501106262},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.09089410305023193},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/micro.2002.1176244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/101363","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/101363","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/101363","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/101363","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[{"id":"https://openalex.org/G2773299429","display_name":null,"funder_award_id":"TIC2001-0995-C02-01","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332222","display_name":"University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W1899165969","https://openalex.org/W2072480015","https://openalex.org/W2087256755","https://openalex.org/W2129151831","https://openalex.org/W2129207930","https://openalex.org/W2139179617","https://openalex.org/W3143794063","https://openalex.org/W3147835733","https://openalex.org/W4231801317","https://openalex.org/W4236258190","https://openalex.org/W4238186158","https://openalex.org/W4240165549","https://openalex.org/W4242383623","https://openalex.org/W4246289115","https://openalex.org/W4255206099","https://openalex.org/W6792981720","https://openalex.org/W6793159789","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2109859355","https://openalex.org/W1655457155","https://openalex.org/W2151665586","https://openalex.org/W193692164","https://openalex.org/W949279804","https://openalex.org/W2203522848","https://openalex.org/W4300332444","https://openalex.org/W3158705822","https://openalex.org/W2611592534","https://openalex.org/W2127126977"],"abstract_inverted_index":{"Clustering":[0],"is":[1,111,131,143,147,168],"a":[2,54,59,83,182,200,220,224],"common":[3],"technique":[4],"to":[5,35,75,87,99,102,150,158,190],"overcome":[6],"the":[7,13,20,23,27,77,106,123,134,176,193,213,217],"wire":[8],"delay":[9],"problem":[10],"incurred":[11],"by":[12,113,170],"evolution":[14],"of":[15,79,108,125,137,192],"technology.":[16],"Fully-distributed":[17],"architectures,":[18],"where":[19],"register":[21],"file,":[22],"functional":[24],"units":[25],"and":[26,40,72,95,122,140,153,162,172,205,208],"data":[28],"cache":[29,61,184],"are":[30,32,43,62,120,156,188,206],"partitioned,":[31],"particularly":[33],"effective":[34,49],"deal":[36],"with":[37,58,91,199,223],"these":[38,118],"constraints":[39],"besides":[41],"they":[42],"very":[44],"scalable.":[45],"In":[46,104],"this":[47],"paper":[48],"instruction":[50],"scheduling":[51,65,177,214],"techniques":[52,66,119],"for":[53,181,219],"clustered":[55,185,197,221],"VLIW":[56,186],"processor":[57,187,198,222],"word-interleaved":[60,183],"proposed":[63],"Such":[64],"rely":[67],"on:":[68],"(i)":[69],"loop":[70],"unrolling":[71],"variable":[73],"alignment":[74],"increase":[76,159],"percentage":[78],"local":[80,109,160],"accesses,":[81],"(ii)":[82],"latency":[84,94],"assignment":[85],"process":[86],"schedule":[88],"memory":[89],"operations":[90],"an":[92],"appropriate":[93],"(iii)":[96],"different":[97],"heuristics":[98],"assign":[100],"instructions":[101],"clusters.":[103],"particular,":[105],"number":[107],"accesses":[110,139,161],"increased":[112],"more":[114,201],"than":[115,216],"25%":[116],"if":[117],"used":[121,157],"ratio":[124],"stall":[126,141,164],"time":[127,130,142,146,167],"over":[128],"compute":[129],"small.":[132],"Next,":[133],"main":[135],"source":[136],"remote":[138,151],"investigated.":[144],"Stall":[145,166],"mainly":[148],"due":[149],"hits,":[152],"Attraction":[154],"Buffers":[155],"reduce":[163],"time.":[165],"reduced":[169],"29%":[171],"34%":[173],"depending":[174],"on":[175,212],"heuristic.":[178],"IPC":[179,218],"results":[180],"similar":[189],"those":[191],"multiVLIW":[194],"(a":[195],"cache-coherent":[196],"complex":[202],"hardware":[203],"design),":[204],"10%":[207],"5%":[209],"better":[210],"(depending":[211],"heuristic)":[215],"unified":[225],"cache.":[226]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2022-05-12T00:00:00"}