{"id":"https://openalex.org/W4232217773","doi":"https://doi.org/10.1109/micro.2002.1176236","title":"Hierarchical scheduling windows","display_name":"Hierarchical scheduling windows","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W4232217773","doi":"https://doi.org/10.1109/micro.2002.1176236"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2002.1176236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073358489","display_name":"Edward Brekelbaum","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Brekelbaum","raw_affiliation_strings":["Microprocessor Research, Intel Laboratories, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110875091","display_name":"Jeff Rupley","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rupley","raw_affiliation_strings":["Microprocessor Research, Intel Laboratories, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044002903","display_name":"Chris Wilkerson","orcid":"https://orcid.org/0009-0008-8657-2478"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Wilkerson","raw_affiliation_strings":["Microprocessor Research, Intel Laboratories, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083666653","display_name":"Bryan Black","orcid":"https://orcid.org/0000-0001-8571-6486"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Black","raw_affiliation_strings":["Microprocessor Research, Intel Laboratories, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8401118516921997},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6951943635940552},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6110508441925049},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5909343361854553},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5193199515342712},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5059930682182312},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4921562075614929},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4808310270309448},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3507566452026367},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.296832799911499},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07751220464706421}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8401118516921997},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6951943635940552},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6110508441925049},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5909343361854553},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5193199515342712},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5059930682182312},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4921562075614929},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4808310270309448},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3507566452026367},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.296832799911499},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07751220464706421},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2002.1176236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2111880608","https://openalex.org/W2138351227","https://openalex.org/W2156484396","https://openalex.org/W2164376452","https://openalex.org/W2916411819","https://openalex.org/W4206262716","https://openalex.org/W4233032247","https://openalex.org/W4239009581","https://openalex.org/W4242771098","https://openalex.org/W4243665729","https://openalex.org/W4244405793","https://openalex.org/W4249708350","https://openalex.org/W4291713045","https://openalex.org/W6676560497","https://openalex.org/W6759615093","https://openalex.org/W6825925576"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W4312814274","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2353836703"],"abstract_inverted_index":{"Large":[0],"scheduling":[1],"windows":[2],"are":[3],"an":[4],"effective":[5],"mechanism":[6],"for":[7,24],"increasing":[8],"microprocessor":[9],"performance":[10,97,121],"through":[11],"the":[12,120,130,135],"extraction":[13],"of":[14,101,122,132],"instruction":[15,47,74],"level":[16],"parallelism.":[17],"Current":[18],"techniques":[19],"do":[20],"not":[21],"scale":[22],"effectively":[23],"very":[25,72],"large":[26,38,73],"windows,":[27],"leading":[28],"to":[29,51,65,106,128],"slow":[30],"wakeup":[31],"and":[32,80],"select":[33],"logic":[34],"as":[35,37,52,104],"well":[36],"complicated":[39],"bypass":[40,81],"networks.":[41],"This":[42],"paper":[43],"introduces":[44],"a":[45,71,107],"new":[46],"scheduler":[48],"implementation,":[49],"referred":[50],"Hierarchical":[53],"Scheduling":[54],"Windows":[55],"or":[56],"HSW,":[57],"which":[58],"exploits":[59],"latency":[60,103],"tolerant":[61],"instructions":[62],"in":[63,134],"order":[64],"reduce":[66],"implementation":[67],"complexity.":[68],"HSW":[69,94,118],"yields":[70],"window":[75,109],"that":[76,93,110],"tolerates":[77],"wakeup,":[78],"select,":[79],"latency,":[82],"while":[83],"extracting":[84],"significant":[85],"far":[86],"flung":[87],"ILP.":[88],"Results:":[89],"It":[90],"is":[91],"shown":[92],"loses":[95,111],"<0.5%":[96],"per":[98,114],"additional":[99,115],"cycle":[100],"bypass/select/wakeup":[102],"compared":[105],"monolithic":[108],"/spl":[112],"sim/5%":[113],"cycle.":[116],"Also,":[117],"achieves":[119],"traditional":[123],"implementations":[124],"with":[125],"only":[126],"1/3":[127],"1/2":[129],"number":[131],"entries":[133],"critical":[136],"timing":[137],"path.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}