{"id":"https://openalex.org/W4243360276","doi":"https://doi.org/10.1109/micro.1995.476832","title":"Cache miss heuristics and preloading techniques for general-purpose programs","display_name":"Cache miss heuristics and preloading techniques for general-purpose programs","publication_year":1995,"publication_date":"1995-11-01","ids":{"openalex":"https://openalex.org/W4243360276","doi":"https://doi.org/10.1109/micro.1995.476832"},"language":"en","primary_location":{"id":"doi:10.1109/micro.1995.476832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.1995.476832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Annual International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033702216","display_name":"T. Ozawa","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ozawa","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053371052","display_name":"Y. Kimura","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Kimura","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064813087","display_name":"S. Nishizaki","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Nishizaki","raw_affiliation_strings":["Fujitsu Social Science Laboratory Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Social Science Laboratory Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2252096349"],"apc_list":null,"apc_paid":null,"fwci":0.4644,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.65495495,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"243","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8829314708709717},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.724828839302063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6604442596435547},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.610920786857605},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.600894570350647},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5578977465629578},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5346253514289856},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4825948476791382},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4647940993309021},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.41367238759994507},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4107927680015564},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.35263141989707947},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2781631350517273},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.07005548477172852},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.058591634035110474}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8829314708709717},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.724828839302063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6604442596435547},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.610920786857605},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.600894570350647},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5578977465629578},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5346253514289856},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4825948476791382},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4647940993309021},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.41367238759994507},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4107927680015564},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.35263141989707947},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2781631350517273},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.07005548477172852},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.058591634035110474},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.1995.476832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.1995.476832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Annual International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2096857284","https://openalex.org/W2097872138","https://openalex.org/W2098220211","https://openalex.org/W2100928955","https://openalex.org/W2101735776","https://openalex.org/W2107354725","https://openalex.org/W2119410522","https://openalex.org/W2125424217","https://openalex.org/W2163820265","https://openalex.org/W2295099251","https://openalex.org/W4238725616","https://openalex.org/W4253188506","https://openalex.org/W6674526937","https://openalex.org/W6683865707"],"related_works":["https://openalex.org/W2734782074","https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W2098406302","https://openalex.org/W2114386333","https://openalex.org/W2031173804","https://openalex.org/W2369103246","https://openalex.org/W2148571123","https://openalex.org/W2126408955","https://openalex.org/W2020176098"],"abstract_inverted_index":{"Previous":[0],"research":[1],"on":[2,10],"hiding":[3,55,129],"memory":[4,118,130],"latencies":[5],"has":[6],"tended":[7],"to":[8,24,45,66,73,116],"focus":[9],"regular":[11],"numerical":[12],"programs.":[13,27],"This":[14],"paper":[15],"presents":[16],"a":[17,30,47,75,79],"latency-hiding":[18],"compiler":[19,64],"technique":[20,38,125],"that":[21,42,70,85,102,111,123],"is":[22,126],"applicable":[23],"general-purpose":[25],"C":[26],"By":[28],"assuming":[29],"lock-up":[31],"free":[32],"cache":[33,57,94],"and":[34,53,109,132],"instruction":[35,108],"score-boarding,":[36],"our":[37,86,124],"'preloads'":[39],"the":[40,56,105,113,134],"data":[41,115],"are":[43,51,71,88],"likely":[44,72],"cause":[46,74],"cache-miss":[48],"before":[49],"they":[50],"used,":[52],"thereby":[54],"miss":[58],"latency.":[59,119],"We":[60,96],"have":[61,97],"developed":[62,99],"simple":[63],"heuristics":[65,87],"identify":[67],"load":[68,107],"instructions":[69,110],"cache-miss.":[76],"Experimentation":[77],"with":[78],"set":[80],"of":[81,93],"SPEC92":[82],"benchmarks":[83],"shows":[84],"successful":[89,127],"in":[90,128],"identifying":[91],"85%":[92],"misses.":[95],"also":[98],"an":[100],"algorithm":[101],"flexibly":[103],"schedules":[104],"selected":[106],"use":[112],"loaded":[114],"hide":[117],"Our":[120],"simulation":[121],"suggests":[122],"latency":[131],"improves":[133],"overall":[135],"performance.":[136]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}