{"id":"https://openalex.org/W2889019039","doi":"https://doi.org/10.1109/mesa.2018.8449144","title":"Accelerating Viterbi Algorithm using Custom Instruction Approach","display_name":"Accelerating Viterbi Algorithm using Custom Instruction Approach","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2889019039","doi":"https://doi.org/10.1109/mesa.2018.8449144","mag":"2889019039"},"language":"en","primary_location":{"id":"doi:10.1109/mesa.2018.8449144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mesa.2018.8449144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1809.02887","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Waqar Ahmad","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Waqar Ahmad","raw_affiliation_strings":["Electrical and Computer Engineering, Concordia University, Montr\u00e8al, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Concordia University, Montr\u00e8al, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Imran Hafeez Abbassi","orcid":null},"institutions":[{"id":"https://openalex.org/I929597975","display_name":"National University of Sciences and Technology","ror":"https://ror.org/03w2j5y17","country_code":"PK","type":"education","lineage":["https://openalex.org/I929597975"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Imran Hafeez Abbassi","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, National University of Sciences and Technology, Islamabad, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, National University of Sciences and Technology, Islamabad, Pakistan","institution_ids":["https://openalex.org/I929597975"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Usman Sanwal","orcid":null},"institutions":[{"id":"https://openalex.org/I130217899","display_name":"\u00c5bo Akademi University","ror":"https://ror.org/029pk6x14","country_code":"FI","type":"education","lineage":["https://openalex.org/I130217899"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Usman Sanwal","raw_affiliation_strings":["Computational Biomodeling Laboratory, Department of Computer Science, \u00c5bo Akademi University, Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computational Biomodeling Laboratory, Department of Computer Science, \u00c5bo Akademi University, Turku, Finland","institution_ids":["https://openalex.org/I130217899"]}]},{"author_position":"last","author":{"id":null,"display_name":"Hasan Mahmood","orcid":null},"institutions":[{"id":"https://openalex.org/I12469534","display_name":"Quaid-i-Azam University","ror":"https://ror.org/04s9hft57","country_code":"PK","type":"education","lineage":["https://openalex.org/I12469534"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Hasan Mahmood","raw_affiliation_strings":["Department of Electronics, Quaid-i-Azam University, Islamabad, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Quaid-i-Azam University, Islamabad, Pakistan","institution_ids":["https://openalex.org/I12469534"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1133478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7633000016212463},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.6603000164031982},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5519999861717224},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.510200023651123},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5001000165939331},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.48559999465942383}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8507999777793884},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7633000016212463},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.6603000164031982},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5519999861717224},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.510200023651123},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5001000165939331},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.48559999465942383},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4828000068664551},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4580000042915344},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4399999976158142},{"id":"https://openalex.org/C113638808","wikidata":"https://www.wikidata.org/wiki/Q6094410","display_name":"Iterative Viterbi decoding","level":5,"score":0.4120999872684479},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.40059998631477356},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.3684999942779541},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.35109999775886536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3328000009059906},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.31040000915527344},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2989000082015991},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.27059999108314514}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mesa.2018.8449144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mesa.2018.8449144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1809.02887","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1809.02887","pdf_url":"https://arxiv.org/pdf/1809.02887","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:publications/ebaa23d6-28b3-4325-b234-b1f3edf9b2b7","is_oa":false,"landing_page_url":"https://research.abo.fi/en/publications/ebaa23d6-28b3-4325-b234-b1f3edf9b2b7","pdf_url":null,"source":{"id":"https://openalex.org/S4406923060","display_name":"\u00c5bo Akademi University Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ahmed, W, Hafeez Abbassi, I, Sanwal, M U & Mahmood, H 2018, Accelerating Viterbi Algorithm using Custom Instruction Approach. in 2018 14th IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA). IEEE, pp. \u2013, International Conference on Mechatronic and Embedded Systems and Applications (MESA), 02/07/18. https://doi.org/10.1109/MESA.2018.8449144","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1809.02887","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1809.02887","pdf_url":"https://arxiv.org/pdf/1809.02887","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2011896231","https://openalex.org/W2020992040","https://openalex.org/W2081990758","https://openalex.org/W2087820757","https://openalex.org/W2090985402","https://openalex.org/W2113755305","https://openalex.org/W2124512294","https://openalex.org/W2126391637","https://openalex.org/W2142107091","https://openalex.org/W2142384583","https://openalex.org/W2171697422","https://openalex.org/W2300791146","https://openalex.org/W2740088230","https://openalex.org/W6674675236","https://openalex.org/W6681821586","https://openalex.org/W6712841449"],"related_works":[],"abstract_inverted_index":{"In":[0,66],"recent":[1],"years,":[2],"the":[3,45,51,59,63,73,80,88,93,115,119,123],"decoding":[4,20,24,64,84],"algorithms":[5,25],"in":[6,18],"communication":[7],"networks":[8],"are":[9,36],"becoming":[10],"increasingly":[11],"complex":[12,28],"aiming":[13],"to":[14,43,71,77,92],"achieve":[15],"high":[16,31],"reliability":[17],"correctly":[19],"received":[21],"messages.":[22],"These":[23],"involve":[26],"computationally":[27],"operations":[29],"requiring":[30],"performance":[32],"computing":[33],"hardware,":[34],"which":[35,103],"generally":[37],"expensive.":[38],"A":[39],"cost-effective":[40],"solution":[41],"is":[42,126],"enhance":[44],"Instruction":[46],"Set":[47],"Architecture":[48],"(ISA)":[49],"of":[50,62,95,122],"processors":[52],"by":[53,86,129,139],"creating":[54],"new":[55],"custom":[56,74,116],"instructions":[57,91],"for":[58,133,142],"computational":[60],"parts":[61],"algorithms.":[65],"this":[67],"paper,":[68],"we":[69],"propose":[70],"utilize":[72],"instruction":[75,117],"approach":[76],"efficiently":[78],"implement":[79],"widely":[81],"used":[82],"Viterbi":[83,124],"algorithm":[85,125],"adding":[87],"assembly":[89],"language":[90],"ISA":[94],"DLX,":[96],"PicoJava":[97,136],"II":[98,101],"and":[99,107,135,138],"NIOS":[100,143],"processors,":[102],"represent":[104],"RISC,":[105],"stack":[106],"FPGA-based":[108],"soft-core":[109],"processor":[110],"architectures,":[111],"respectively.":[112],"By":[113],"using":[114],"approach,":[118],"execution":[120],"time":[121],"significantly":[127],"improved":[128],"approximately":[130],"3":[131],"times":[132,141],"DLX":[134],"II,":[137],"2":[140],"II.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2018-09-07T00:00:00"}