{"id":"https://openalex.org/W2187918184","doi":"https://doi.org/10.1109/memcod.2015.7340478","title":"Compositional design of asynchronous circuits from behavioural concepts","display_name":"Compositional design of asynchronous circuits from behavioural concepts","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2187918184","doi":"https://doi.org/10.1109/memcod.2015.7340478","mag":"2187918184"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2015.7340478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2015.7340478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047938394","display_name":"Jonathan Beaumont","orcid":"https://orcid.org/0000-0002-1217-8725"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jonathan Beaumont","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Newcastle University, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Newcastle University, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041019594","display_name":"Andrey Mokhov","orcid":"https://orcid.org/0000-0002-2493-3177"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andrey Mokhov","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Newcastle University, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Newcastle University, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015272875","display_name":"Danil Sokolov","orcid":"https://orcid.org/0000-0002-4030-0089"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Danil Sokolov","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Newcastle University, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Newcastle University, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Newcastle University, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Newcastle University, UK","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"118","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8825972676277161},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7793539762496948},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.6729900240898132},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.6695325970649719},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6011815667152405},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5519728064537048},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5435807704925537},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5143066644668579},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4721646010875702},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45360267162323},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3662186861038208},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.31329458951950073},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2922401428222656},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25040870904922485},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1368134617805481},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.13578125834465027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11590370535850525},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09612298011779785},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0837348997592926},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08283346891403198}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8825972676277161},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7793539762496948},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.6729900240898132},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.6695325970649719},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6011815667152405},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5519728064537048},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5435807704925537},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5143066644668579},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4721646010875702},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45360267162323},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3662186861038208},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.31329458951950073},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2922401428222656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25040870904922485},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1368134617805481},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.13578125834465027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11590370535850525},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09612298011779785},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0837348997592926},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08283346891403198},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2015.7340478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2015.7340478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G3188201065","display_name":null,"funder_award_id":"EP/K001698/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6143952702","display_name":null,"funder_award_id":"EP/L025507/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7989424694","display_name":null,"funder_award_id":"EP/J008133/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W149082927","https://openalex.org/W1491226430","https://openalex.org/W1554812212","https://openalex.org/W1595635862","https://openalex.org/W2026049208","https://openalex.org/W2029005287","https://openalex.org/W2081228985","https://openalex.org/W2106316647","https://openalex.org/W2121303600","https://openalex.org/W2128939050","https://openalex.org/W2130434989","https://openalex.org/W2137400352","https://openalex.org/W2143446142","https://openalex.org/W2150872535","https://openalex.org/W2160249188","https://openalex.org/W2528381738","https://openalex.org/W2680592554","https://openalex.org/W2698419463","https://openalex.org/W2912549026","https://openalex.org/W4210887498","https://openalex.org/W4211171470","https://openalex.org/W6629326351","https://openalex.org/W6680878260","https://openalex.org/W6739532470","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2146990170","https://openalex.org/W2093992207","https://openalex.org/W2085028021","https://openalex.org/W1993985975","https://openalex.org/W3094139610","https://openalex.org/W2129978639","https://openalex.org/W304800142","https://openalex.org/W2388325543","https://openalex.org/W2035720669"],"abstract_inverted_index":{"Asynchronous":[0],"circuits":[1,60],"can":[2],"be":[3,13],"useful":[4],"in":[5,16,83],"many":[6],"applications,":[7],"however,":[8],"they":[9],"are":[10,36],"yet":[11],"to":[12,75,106],"widely":[14],"used":[15],"industry.":[17],"The":[18,100],"main":[19],"reason":[20],"for":[21,28,42,58,69,97],"this":[22,50],"is":[23,74,104],"a":[24,54,64,87,95],"steep":[25],"learning":[26],"curve":[27],"concurrency":[29],"models,":[30],"such":[31],"Signal":[32],"Transition":[33],"Graphs,":[34],"that":[35],"developed":[37],"by":[38],"the":[39,77,84,92,107],"academic":[40],"community":[41],"specification":[43],"and":[44,90],"synthesis":[45],"of":[46,66,79,86,109],"asynchronous":[47,59,111],"circuits.":[48],"In":[49],"paper":[51],"we":[52],"introduce":[53],"compositional":[55],"design":[56,98,102],"flow":[57,103],"using":[61],"concepts":[62,93],"-":[63],"set":[65],"formalised":[67],"descriptions":[68],"system":[70,81],"requirements.":[71],"Our":[72],"aim":[73],"simplify":[76],"process":[78],"capturing":[80],"requirements":[82],"form":[85],"formal":[88],"specification,":[89],"promote":[91],"as":[94],"means":[96],"reuse.":[99],"proposed":[101],"applied":[105],"development":[108],"an":[110],"buck":[112],"converter.":[113]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}