{"id":"https://openalex.org/W2127379186","doi":"https://doi.org/10.1109/memcod.2011.5970517","title":"SMT based false causal loop detection during code synthesis from Polychronous specifications","display_name":"SMT based false causal loop detection during code synthesis from Polychronous specifications","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2127379186","doi":"https://doi.org/10.1109/memcod.2011.5970517","mag":"2127379186"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2011.5970517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2011.5970517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043317855","display_name":"Bijoy A. Jose","orcid":"https://orcid.org/0000-0002-9541-4286"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bijoy A. Jose","raw_affiliation_strings":["FERMAT Laboratory, Center of Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","FERMAT Lab, Center for Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA"],"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Center of Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab, Center for Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075127320","display_name":"Abdoulaye Gamati\u00e9","orcid":"https://orcid.org/0000-0002-8326-3257"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210160005","display_name":"Computer Science Laboratory of Lille","ror":null,"country_code":"FR","type":null,"lineage":["https://openalex.org/I4210160005"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Abdoulaye Gamatie","raw_affiliation_strings":["LIFL, UMR, Lille1 8022, INRIA, CNRS, Villeneuve d'Ascq, France","LIFL - UMR CNRS/Lille 1 8022 and Inria, 40 avenue Halley, Park Plaza - Batiment A, 59650 Villeneuve d'Ascq, France#TAB#"],"affiliations":[{"raw_affiliation_string":"LIFL, UMR, Lille1 8022, INRIA, CNRS, Villeneuve d'Ascq, France","institution_ids":["https://openalex.org/I4210160005","https://openalex.org/I1326498283","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"LIFL - UMR CNRS/Lille 1 8022 and Inria, 40 avenue Halley, Park Plaza - Batiment A, 59650 Villeneuve d'Ascq, France#TAB#","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076155020","display_name":"Julien Ouy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Julien Ouy","raw_affiliation_strings":["FERMAT Laboratory, Center of Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","FERMAT Lab, Center for Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA"],"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Center of Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab, Center for Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021517996","display_name":"Sandeep K. Shukla","orcid":"https://orcid.org/0000-0001-5525-7426"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Shukla","raw_affiliation_strings":["FERMAT Laboratory, Center of Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","FERMAT Lab, Center for Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA"],"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Center of Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab, Center for Embedded Systems for Safety Critical Applications, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043317855"],"corresponding_institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":4.3937,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.94996744,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"5902","issue":null,"first_page":"109","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8370269536972046},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.630894124507904},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.5735074281692505},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5564090013504028},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.537908136844635},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.5351845622062683},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.5057344436645508},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4870662987232208},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4705403447151184},{"id":"https://openalex.org/keywords/boolean-data-type","display_name":"Boolean data type","score":0.46006643772125244},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4579829275608063},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4498054087162018},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.426724910736084}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8370269536972046},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.630894124507904},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.5735074281692505},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5564090013504028},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.537908136844635},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.5351845622062683},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.5057344436645508},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4870662987232208},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4705403447151184},{"id":"https://openalex.org/C7342684","wikidata":"https://www.wikidata.org/wiki/Q520777","display_name":"Boolean data type","level":2,"score":0.46006643772125244},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4579829275608063},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4498054087162018},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.426724910736084},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/memcod.2011.5970517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2011.5970517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:inria-00637574v1","is_oa":false,"landing_page_url":"https://inria.hal.science/inria-00637574","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"9th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE), Jul 2011, Cambridge, United Kingdom. ⟨10.1109/MEMCOD.2011.5970517⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W92576581","https://openalex.org/W121640275","https://openalex.org/W1590647512","https://openalex.org/W1936354298","https://openalex.org/W1963984425","https://openalex.org/W2045010483","https://openalex.org/W2100500718","https://openalex.org/W2101432564","https://openalex.org/W2122027715","https://openalex.org/W2127335869","https://openalex.org/W2151739026","https://openalex.org/W2159951124","https://openalex.org/W2166471813","https://openalex.org/W2168275791","https://openalex.org/W3146645817","https://openalex.org/W4236785450","https://openalex.org/W4245561868","https://openalex.org/W4253094663","https://openalex.org/W6641925829"],"related_works":["https://openalex.org/W3176904788","https://openalex.org/W2578463151","https://openalex.org/W21597398","https://openalex.org/W4298153058","https://openalex.org/W2408080066","https://openalex.org/W1505872263","https://openalex.org/W3000202925","https://openalex.org/W2518934056","https://openalex.org/W1608133301","https://openalex.org/W1546943373"],"abstract_inverted_index":{"Polychronous":[0,67],"specifications":[1,68,262],"express":[2],"concurrent,":[3],"multi-clocked":[4],"models":[5],"which":[6,34,88,95,224,257],"capture":[7],"multiple":[8],"threads":[9],"of":[10,20,31,43,55,72,118,162,179,196,219],"computation":[11,71,247],"operating":[12],"relatively":[13],"asynchronous":[14],"to":[15,50,82,151,167,211,238,270,273],"each":[16],"other.":[17],"A":[18,121],"clock":[19,75],"a":[21,115,160,177,202,217,226],"variable":[22],"in":[23,101,135,199,205,214,229,245],"this":[24,190],"context,":[25],"is":[26,46,79,148],"the":[27,41,102,132,136,139,194,265],"totally":[28],"ordered":[29],"set":[30,117],"instants":[32,54],"at":[33],"events":[35],"occur":[36],"on":[37,70,145],"that":[38,259],"variables.":[39],"However,":[40],"notion":[42],"instant":[44],"here":[45],"logical":[47],"as":[48,201,282],"opposed":[49],"real-time":[51],"instants.":[52],"The":[53,62,98],"different":[56],"clocks":[57],"may":[58],"be":[59,280],"partially":[60],"ordered.":[61],"executable":[63],"code":[64],"synthesis":[65,255,267],"from":[66,84,91,242],"relies":[69],"schedules":[73],"through":[74],"calculus.":[76],"Unfortunately,":[77],"it":[78],"often":[80],"hard":[81],"distinguish":[83],"true":[85,276],"causal":[86,93,111,277],"loops":[87,94,173,198,241],"cause":[89],"deadlocks":[90],"apparent":[92,110,172],"do":[96,131],"not.":[97],"SIGNAL":[99],"compiler":[100],"Polychrony":[103,137],"tool-set":[104,129],"currently":[105],"rejects":[106],"all":[107,153],"programs":[108,170],"with":[109,231],"loops,":[112,156,278],"thus":[113],"rejecting":[114,159],"large":[116],"valid":[119,163],"specifications.":[120,164],"recently":[122],"developed":[123],"polychronous":[124,261],"formalism":[125],"MRICDF":[126,200],"and":[127,235],"its":[128],"EmCodeSyn":[130],"same.":[133],"Even":[134],"literature,":[138],"deadlock":[140],"causing":[141],"loop":[142],"detection":[143,195],"based":[144,254],"Boolean":[146,233],"satisfiability":[147],"not":[149,168],"enough":[150],"discern":[152,239],"possible":[154],"false":[155,197,240],"thereby":[157],"still":[158],"lot":[161],"In":[165,189],"order":[166],"reject":[169],"whose":[171],"are":[174,187,222],"never":[175],"realizable,":[176],"theory":[178],"reals":[180],"or":[181,183],"integers":[182],"other":[184],"data":[185],"types":[186],"required.":[188],"paper,":[191],"we":[192],"formulate":[193],"decision":[203],"problem":[204],"Satisfiability":[206],"Modulo":[207],"Theory":[208],"(SMT).":[209],"Due":[210],"recent":[212],"interests":[213],"SMT":[215,253],"solvers,":[216],"number":[218],"efficient":[220],"solvers":[221],"available":[223],"offer":[225],"greater":[227],"expressiveness":[228],"dealing":[230],"non":[232],"constraints":[234],"allow":[236],"us":[237],"realizable":[243],"causalities":[244],"reasonable":[246],"time.":[248],"This":[249],"paper":[250],"proposes":[251],"an":[252],"technique":[256],"demonstrates":[258],"several":[260],"rejected":[263],"by":[264],"Polychrony/EmCodeSyn":[266],"tools":[268],"due":[269],"their":[271],"inability":[272],"identify":[274],"only":[275],"can":[279],"synthesized":[281],"correct":[283],"sequential":[284],"embedded":[285],"software.":[286]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}