{"id":"https://openalex.org/W2020416861","doi":"https://doi.org/10.1109/memcod.2010.5558646","title":"A hardware accelerated system for deep packet inspection","display_name":"A hardware accelerated system for deep packet inspection","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2020416861","doi":"https://doi.org/10.1109/memcod.2010.5558646","mag":"2020416861"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2010.5558646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2010.5558646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000517081","display_name":"Adarsha Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Adarsha Rao","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India","Indian Inst. of Science, Bangalore  India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Indian Inst. of Science, Bangalore  India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074864897","display_name":"Pramod Udupa","orcid":"https://orcid.org/0000-0003-4943-3643"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pramod Udupa","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India","Indian Inst. of Science, Bangalore  India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Indian Inst. of Science, Bangalore  India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":0.1755,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.36995724,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7819441556930542},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7753661870956421},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7435770034790039},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6268891096115112},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46711501479148865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4624711573123932},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4420197010040283},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.43641912937164307},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.343824177980423},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26080843806266785},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17444738745689392}],"concepts":[{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7819441556930542},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7753661870956421},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7435770034790039},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6268891096115112},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46711501479148865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4624711573123932},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4420197010040283},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.43641912937164307},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.343824177980423},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26080843806266785},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17444738745689392}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2010.5558646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2010.5558646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2120575424","https://openalex.org/W2158062770","https://openalex.org/W2168113051"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2017144313"],"abstract_inverted_index":{"We":[0],"implemented":[1],"a":[2,24,41],"hardware":[3],"accelerated":[4],"system":[5,12,31],"for":[6],"deep":[7],"packet":[8],"inspection.":[9],"The":[10,30],"proposed":[11],"makes":[13],"use":[14],"of":[15,28],"operation":[16],"level":[17,20],"and":[18],"connection":[19],"parallelism":[21],"to":[22],"achieve":[23],"maximum":[25],"processing":[26],"rate":[27],"595.2Mb/s.":[29],"supports":[32],"25":[33],"mandatory":[34],"patterns":[35],"running":[36],"at":[37],"125":[38],"MHz":[39],"on":[40],"Xilinx":[42],"Virtex":[43],"5":[44],"FPGA.":[45]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}