{"id":"https://openalex.org/W3140744942","doi":"https://doi.org/10.1109/memcod.2009.5185380","title":"A design case study: CPU vs. GPGPU vs. FPGA","display_name":"A design case study: CPU vs. GPGPU vs. FPGA","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W3140744942","doi":"https://doi.org/10.1109/memcod.2009.5185380","mag":"3140744942"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2009.5185380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2009.5185380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023937071","display_name":"Daniel L. Rosenband","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Daniel L. Rosenband","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5081832241","display_name":"T. Rosenband","orcid":"https://orcid.org/0000-0001-9059-5674"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Till Rosenband","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5023937071"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71021214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.8697566986083984},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.8235211372375488},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.799988865852356},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5707995891571045},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5276811718940735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2843044400215149},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1323930323123932},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.09837010502815247}],"concepts":[{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.8697566986083984},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.8235211372375488},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.799988865852356},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5707995891571045},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5276811718940735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2843044400215149},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1323930323123932},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.09837010502815247}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2009.5185380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2009.5185380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2020015841","https://openalex.org/W2114921633","https://openalex.org/W3140241555","https://openalex.org/W3141650078"],"related_works":["https://openalex.org/W1963859303","https://openalex.org/W2364044215","https://openalex.org/W2389600408","https://openalex.org/W240129890","https://openalex.org/W3048701459","https://openalex.org/W3213381848","https://openalex.org/W2149078538","https://openalex.org/W2080146221","https://openalex.org/W2370314112","https://openalex.org/W1912958759"],"abstract_inverted_index":{"This":[0,38],"paper":[1],"describes":[2],"our":[3,20],"winning":[4],"submission":[5],"for":[6,34,57],"the":[7,12,35,52,77,92],"Absolute":[8],"Performance":[9],"category":[10],"of":[11,28,30,46,62,68,81],"MEMOCODE":[13],"2009":[14],"Design":[15],"Contest.":[16],"We":[17,74],"show":[18],"that":[19,51,64,85],"GPGPU-based":[21],"design":[22],"achieves":[23],"performance":[24,33,80],"within":[25],"a":[26,43],"factor":[27],"four":[29],"theoretical":[31,79],"maximum":[32,78],"implemented":[36],"algorithm.":[37,93],"result":[39],"was":[40],"reached":[41],"after":[42],"short":[44],"design-cycle":[45],"2":[47],"man-days,":[48],"which":[49],"indicates":[50],"NVIDIA":[53],"CUDA":[54],"platform":[55],"allows":[56],"rapid":[58],"development":[59],"and":[60],"optimization":[61],"applications":[63],"make":[65],"substantial":[66],"use":[67],"all":[69],"available":[70],"GPGPU":[71],"computing":[72,83],"resources.":[73],"also":[75],"analyze":[76],"alternative":[82],"systems":[84],"could":[86],"have":[87],"been":[88],"used":[89],"to":[90],"implement":[91]},"counts_by_year":[{"year":2021,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}