{"id":"https://openalex.org/W3152010679","doi":"https://doi.org/10.1109/memcod.2009.5185378","title":"High-level optimization of integer multipliers over a finite bit-width with verification capabilities","display_name":"High-level optimization of integer multipliers over a finite bit-width with verification capabilities","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W3152010679","doi":"https://doi.org/10.1109/memcod.2009.5185378","mag":"3152010679"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2009.5185378","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2009.5185378","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007969269","display_name":"O. Sarbishei","orcid":"https://orcid.org/0000-0001-5677-2462"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"O. Sarbishei","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113554847","display_name":"M. Tabandeh","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Tabandeh","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"B. Alizadeh","raw_affiliation_strings":["VLSI Design and Education Center, CREST-JST, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, CREST-JST, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Fujita","raw_affiliation_strings":["VLSI Design and Education Center, CREST-JST, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, CREST-JST, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.453,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7854936,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.6680414080619812},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6329475045204163},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6248038411140442},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5552821755409241},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5311371684074402},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5068209767341614},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.45084479451179504},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.44882920384407043},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4428049623966217},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42219844460487366},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.35227033495903015},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3486003279685974},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.31954634189605713},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3153407573699951},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2225785255432129},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22123616933822632},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11756083369255066},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09392142295837402},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08186876773834229}],"concepts":[{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.6680414080619812},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6329475045204163},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6248038411140442},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5552821755409241},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5311371684074402},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5068209767341614},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.45084479451179504},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.44882920384407043},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4428049623966217},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42219844460487366},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.35227033495903015},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3486003279685974},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.31954634189605713},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3153407573699951},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2225785255432129},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22123616933822632},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11756083369255066},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09392142295837402},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08186876773834229},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2009.5185378","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2009.5185378","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4099999964237213,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1505446764","https://openalex.org/W1535472591","https://openalex.org/W1686420892","https://openalex.org/W1967861055","https://openalex.org/W2119987038","https://openalex.org/W2130277629","https://openalex.org/W2162987218","https://openalex.org/W2167290155","https://openalex.org/W2169086636","https://openalex.org/W2264902064","https://openalex.org/W6637151178","https://openalex.org/W6684027717","https://openalex.org/W6684614700","https://openalex.org/W6692970025"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W2367867835","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W2213903980"],"abstract_inverted_index":{"Integer":[0],"multipliers":[1,52],"with":[2,78],"finite":[3,68],"output":[4,62],"bit-widths":[5],"are":[6],"widely":[7],"used":[8],"in":[9,54,89],"many":[10],"Digital":[11],"Signal":[12],"Processing":[13],"(DSP)":[14],"applications.":[15],"In":[16],"such":[17],"circuits":[18],"high-level":[19,45,71],"optimizations":[20,80],"like":[21],"Residue":[22],"Number":[23],"System":[24],"(RNS)":[25],"can":[26,74],"be":[27,76],"utilized":[28],"to":[29,35,66,96],"achieve":[30],"more":[31],"efficient":[32,44],"architectures":[33],"compared":[34,95],"the":[36,61,97],"conventional":[37,98],"binary":[38],"representations.":[39],"This":[40,70],"paper":[41],"presents":[42],"an":[43],"Don't-Care":[46],"Optimization":[47],"(DC-Opt)":[48],"method":[49],"for":[50],"integer":[51],"and":[53,93],"general":[55],"Multiply":[56],"Accumulator":[57],"(MAC)":[58],"units":[59],"when":[60],"result":[63],"is":[64],"limited":[65],"a":[67],"bit-width.":[69],"optimization":[72,99],"approach":[73],"then":[75],"combined":[77],"logic":[79],"at":[81],"gate-level.":[82],"Experimental":[83],"results":[84],"have":[85],"shown":[86],"major":[87],"improvements":[88],"terms":[90],"of":[91],"area":[92],"latency":[94],"approaches.":[100]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}