{"id":"https://openalex.org/W2138458822","doi":"https://doi.org/10.1109/memcod.2008.4547693","title":"A System Verilog Rewriting System for RTL Abstraction with Pentium Case Study","display_name":"A System Verilog Rewriting System for RTL Abstraction with Pentium Case Study","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2138458822","doi":"https://doi.org/10.1109/memcod.2008.4547693","mag":"2138458822"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2008.4547693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2008.4547693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044324204","display_name":"Steve Haynal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Haynal","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019748531","display_name":"Timothy Kam","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Timothy Kam","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007256099","display_name":"Michael Kishinevsky","orcid":"https://orcid.org/0000-0002-5593-9694"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Kishinevsky","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015095396","display_name":"Emily Shriver","orcid":"https://orcid.org/0009-0003-2135-6428"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emily Shriver","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100751012","display_name":"Xinning Wang","orcid":"https://orcid.org/0000-0002-6053-4464"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinning Wang","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10942231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10639","display_name":"Advanced Software Engineering Methodologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10639","display_name":"Advanced Software Engineering Methodologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8350263833999634},{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.7717695832252502},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7237119674682617},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5764350891113281},{"id":"https://openalex.org/keywords/booting","display_name":"Booting","score":0.561712384223938},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4760879576206207},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44999444484710693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42885392904281616},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4204292595386505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.401299387216568},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.348784863948822},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.33761996030807495}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8350263833999634},{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.7717695832252502},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7237119674682617},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5764350891113281},{"id":"https://openalex.org/C504728807","wikidata":"https://www.wikidata.org/wiki/Q180256","display_name":"Booting","level":2,"score":0.561712384223938},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4760879576206207},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44999444484710693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42885392904281616},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4204292595386505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.401299387216568},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.348784863948822},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.33761996030807495},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2008.4547693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2008.4547693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1949268179","https://openalex.org/W1986698883","https://openalex.org/W2022807575","https://openalex.org/W2119629105","https://openalex.org/W2120787570","https://openalex.org/W2153887189","https://openalex.org/W2158211241","https://openalex.org/W2787379525","https://openalex.org/W4239154617"],"related_works":["https://openalex.org/W2381554646","https://openalex.org/W2389208358","https://openalex.org/W2363406984","https://openalex.org/W2383447402","https://openalex.org/W2359347015","https://openalex.org/W2360971347","https://openalex.org/W2379790480","https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485"],"abstract_inverted_index":{"This":[0,81],"paper":[1],"presents":[2],"a":[3,31,53,118],"new":[4,61,68],"tool":[5],"for":[6],"SystemVerilog":[7,25],"RTL":[8,15,26,62,70,93,99,122,136],"modifications":[9],"with":[10],"on-the-fly":[11],"validation":[12],"of":[13,24,49,83],"local":[14,84],"changes.":[16],"The":[17,134],"tool,":[18],"SV-rewrite,":[19],"imports":[20],"an":[21,143],"initial":[22],"version":[23],"and":[27,64,112],"elaborates":[28],"it":[29],"into":[30,71],"hierarchical":[32],"design":[33,41],"description":[34],"visualized":[35,50],"as":[36],"structural":[37],"diagrams.":[38],"From":[39],"the":[40,43,60,72,77,91,105,131],"cockpit":[42],"user":[44],"can":[45,87],"select":[46],"any":[47],"set":[48],"components,":[51],"open":[52],"favorite":[54],"text":[55],"editor,":[56],"modify":[57],"then":[58],"validate":[59],"description,":[63],"finally":[65],"substitute":[66],"this":[67],"rewritten":[69],"larger":[73],"model":[74],"to":[75,103,126],"replace":[76],"originally":[78],"selected":[79],"components.":[80],"process":[82],"validated":[85,138],"rewrites":[86],"be":[88],"repeated":[89],"until":[90],"entire":[92],"is":[94,124],"safely":[95],"rewritten.":[96],"We":[97,115],"studied":[98],"abstraction":[100],"using":[101],"SV-rewrite":[102],"abstract":[104],"Pentium":[106],"80602":[107],"(P54CS)":[108],"integer":[109],"execution":[110],"unit":[111],"register":[113],"file.":[114],"have":[116],"produced":[117],"significantly":[119],"more":[120],"readable":[121],"that":[123],"2":[125],"3":[127],"times":[128],"smaller":[129],"than":[130],"original":[132],"one.":[133],"abstracted":[135],"was":[137],"by":[139],"booting":[140],"Linux":[141],"on":[142],"FPGA-based":[144],"emulation":[145],"platform.":[146]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}