{"id":"https://openalex.org/W2083811411","doi":"https://doi.org/10.1109/memcod.2006.1695920","title":"Integrating design and verification -- from simple idea to practical system","display_name":"Integrating design and verification -- from simple idea to practical system","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2083811411","doi":"https://doi.org/10.1109/memcod.2006.1695920","mag":"2083811411"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2006.1695920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2006.1695920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111387227","display_name":"Carl Seger","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Seger","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, USA","Strategic CAD Labs., Intel Corp., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Labs., Intel Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111387227"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2232,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.39281748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7714228630065918},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5682092308998108},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.5181406736373901},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5044702291488647},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4963410496711731},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4750347435474396},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4476180374622345},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.44178450107574463},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.43060046434402466},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41566768288612366},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4134024381637573},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3646734952926636},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3191709518432617},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.26713472604751587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23267993330955505},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21169188618659973},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17113041877746582},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11977475881576538}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7714228630065918},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5682092308998108},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.5181406736373901},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5044702291488647},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4963410496711731},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4750347435474396},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4476180374622345},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.44178450107574463},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.43060046434402466},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41566768288612366},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4134024381637573},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3646734952926636},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3191709518432617},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.26713472604751587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23267993330955505},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21169188618659973},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17113041877746582},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11977475881576538},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2006.1695920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2006.1695920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2105593427","https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W3209085687","https://openalex.org/W2108860137","https://openalex.org/W2125238773","https://openalex.org/W2153955347","https://openalex.org/W2533078207","https://openalex.org/W1928822090"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"For":[4,30],"many":[5],"VLSI":[6],"designs,":[7],"validation":[8,103,153,161,196,217,257],"has":[9,46,138,244,259],"started":[10],"to":[11,28,74,76,120,246,278,306],"dominate":[12],"the":[13,41,58,79,81,92,102,110,116,126,130,144,150,157,187,194,210,216,225,232,256,265,272,292,298,313,319,328,335,345],"total":[14],"design":[15,37,71,105,117,132,151,160,188,211,248,253,294,316,336,353,365,378],"effort.":[16],"In":[17,125,367],"addition,":[18],"historical":[19],"trends":[20],"are":[21],"indicating":[22],"that":[23,40,137,156,250,348],"this":[24,63,122,220],"problem":[25,258],"will":[26,270,343],"continue":[27,311],"grow.":[29],"example,":[31],"data":[32],"from":[33,274],"Intel's":[34,68],"lead":[35,55,70],"microprocessor":[36],"efforts":[38,154],"shows":[39],"number":[42],"of":[43,51,96,98,109,159,175,227,235,238,280,374],"pre-silicon":[44],"bugs":[45],"increased":[47],"by":[48,173,208],"a":[49,176,236,247,275,281,287,307,360],"factor":[50],"four":[52],"for":[53,57,114,143],"every":[54],"project":[56],"last":[59,145],"25":[60],"years.":[61,147],"If":[62],"trend":[64],"is":[65,72,119,170,189,193,206,222,241,301,323,339,359,379],"not":[66,223,380],"broken,":[67],"next":[69],"likely":[73],"have":[75],"go":[77],"through":[78],"\"find":[80],"bug,":[82],"evaluate":[83],"it,":[84,87,89],"root":[85],"cause":[86],"fix":[88],"and":[90,104,133,152,179,229,231,243,325,331,354,376],"validate":[91],"fix\"":[93],"process":[94,118,212,337,371],"tens":[95],"thousands":[97],"times;":[99],"potentially":[100],"overwhelming":[101],"team.":[106],"Thus":[107],"one":[108],"most":[111],"critical":[112,361],"goals":[113],"improving":[115],"break":[121],"bug":[123],"trend.":[124],"presentation,":[127],"we":[128,164,167,199,202,269,342],"introduce":[129],"integrated":[131],"verification":[134],"(IDV)":[135],"system":[136],"been":[139,260],"developed":[140],"at":[141],"Intel":[142],"5":[146],"IDV":[148,349],"combines":[149],"so":[155,191],"task":[158],"(i.e.,":[162,197],"\"Did":[163,198],"capture":[165],"what":[166,201],"actually":[168],"wanted?\")":[169],"significantly":[171,261],"simplified":[172],"means":[174],"much":[177,180],"smaller":[178],"more":[181,267],"stable":[182],"high-level":[183,276,299],"model.":[184],"Furthermore,":[185],"when":[186],"completed,":[190],"also":[192],"implementation":[195,322],"implement":[200],"intended?\").":[203],"The":[204,357],"latter":[205,358],"accomplished":[207],"linking":[209],"very":[213],"tightly":[214],"with":[215,312,327],"process.":[218],"Although":[219,334],"idea":[221],"new,":[224],"combination":[226],"correct-by-construction":[228],"correct-by-verification":[230],"tight":[233,346],"integration":[234,373],"database":[237],"verified":[239],"results":[240],"new":[242],"led":[245],"environment":[249],"allows":[251],"rapid":[252],"in":[254,296,317,363,369],"which":[255,297,318],"reduced.":[262],"To":[263],"make":[264],"presentation":[266],"realistic,":[268],"use":[271],"design,":[273],"model":[277,300],"layout,":[279],"floating":[282],"point":[283],"execution":[284],"unit":[285],"as":[286],"driving":[288],"example.":[289],"We":[290],"discuss":[291],"early":[293],"phase":[295],"refined":[302],"using":[303],"algorithmic":[304],"transformations":[305],"viable":[308],"micro":[309],"architecture;":[310],"middle":[314],"level":[315],"actual":[320],"logic":[321],"derived":[324],"conclude":[326],"final":[329],"placement":[330],"layout":[332],"stage.":[333],"conceptually":[338],"performed":[340],"sequentially,":[341],"illustrate":[344],"loop":[347],"enables":[350],"between":[351],"physical":[352,375],"logical/micro-architectural":[355],"design.":[356],"component":[362],"enabling":[364],"convergence.":[366],"fact,":[368],"today's":[370],"technology,":[372],"logical":[377],"optional":[381],"but":[382],"rather":[383],"mandatory":[384]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}