{"id":"https://openalex.org/W2105389779","doi":"https://doi.org/10.1109/memcod.2006.1695903","title":"Automatic decomposition for sequential equivalence checking of system level and RTL descriptions","display_name":"Automatic decomposition for sequential equivalence checking of system level and RTL descriptions","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2105389779","doi":"https://doi.org/10.1109/memcod.2006.1695903","mag":"2105389779"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2006.1695903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2006.1695903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034719762","display_name":"Shobha Vasudevan","orcid":"https://orcid.org/0000-0002-6995-3219"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Vasudevan","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Abraham","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000931798","display_name":"Vinod Viswanath","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Viswanath","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083200073","display_name":"Jiajin Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiajin Tu","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7910711765289307},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.7859319448471069},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7682790160179138},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.6381964683532715},{"id":"https://openalex.org/keywords/logical-equivalence","display_name":"Logical equivalence","score":0.582142174243927},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48515161871910095},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.46884027123451233},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.45856985449790955},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4574425220489502},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4474563002586365},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.44569775462150574},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.43324604630470276},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4296022951602936},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4211260974407196},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.4171258807182312},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.415244996547699},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4010361433029175},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38421449065208435},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2537537217140198},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17307138442993164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16997018456459045},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14511606097221375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12233877182006836},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09866580367088318}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7910711765289307},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.7859319448471069},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7682790160179138},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.6381964683532715},{"id":"https://openalex.org/C70846408","wikidata":"https://www.wikidata.org/wiki/Q220433","display_name":"Logical equivalence","level":3,"score":0.582142174243927},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48515161871910095},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.46884027123451233},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.45856985449790955},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4574425220489502},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4474563002586365},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.44569775462150574},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.43324604630470276},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4296022951602936},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4211260974407196},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.4171258807182312},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.415244996547699},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4010361433029175},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38421449065208435},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2537537217140198},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17307138442993164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16997018456459045},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14511606097221375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12233877182006836},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09866580367088318},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/memcod.2006.1695903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2006.1695903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.659.550","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.659.550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cerc.utexas.edu/%7Evinod/pubs/memocode06_sec.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W96727551","https://openalex.org/W1493721853","https://openalex.org/W1903629970","https://openalex.org/W1991133427","https://openalex.org/W1997960810","https://openalex.org/W2001859357","https://openalex.org/W2002125840","https://openalex.org/W2066736792","https://openalex.org/W2074290998","https://openalex.org/W2088622131","https://openalex.org/W2102945171","https://openalex.org/W2137558955","https://openalex.org/W2142141919","https://openalex.org/W2159099907","https://openalex.org/W2171999426","https://openalex.org/W4243326882","https://openalex.org/W4255400352","https://openalex.org/W6650063475","https://openalex.org/W6680727593","https://openalex.org/W7055119772"],"related_works":["https://openalex.org/W2115941521","https://openalex.org/W2728756936","https://openalex.org/W4379403008","https://openalex.org/W55591046","https://openalex.org/W309498622","https://openalex.org/W4293261765","https://openalex.org/W4308575532","https://openalex.org/W2051291427","https://openalex.org/W3041332907","https://openalex.org/W2130564948"],"abstract_inverted_index":{"Sequential":[0,99],"equivalence":[1,42,53,145,167],"checking":[2,43,54],"between":[3,169],"system":[4,77],"level":[5,13,71,78,93],"descriptions":[6,74],"of":[7,26,40,61,106,146,179,187],"designs":[8,107],"and":[9,20,108,125,173],"their":[10],"register":[11],"transfer":[12],"(RTL)":[14],"implementations":[15,178],"is":[16,184],"a":[17,29,34,70,139,160,170,180,185],"very":[18],"challenging":[19],"important":[21],"problem":[22],"in":[23,76,94],"the":[24,38,41,86,103,114,119,127,144,147,188],"context":[25],"systems":[27],"on":[28,159],"chip":[30],"(SoCs).":[31],"We":[32,117,137,164],"propose":[33],"technique":[35],"to":[36,89,142,152],"alleviate":[37],"complexity":[39],"problem,":[44],"by":[45,111,134],"efficiently":[46],"decomposing":[47],"it":[48],"using":[49,121],"compare":[50,64,97,100,123,132],"points.":[51,65,98],"Traditionally,":[52],"techniques":[55],"use":[56,138],"nominal":[57],"or":[58,80],"functional":[59],"mapping":[60],"latches":[62],"as":[63],"Since":[66],"we":[67,84,156],"operate":[68],"at":[69,91,130],"where":[72],"design":[73,115,120,128],"are":[75,109],"languages":[79],"hardware":[81],"description":[82,172],"languages,":[83],"leverage":[85],"information":[87],"available":[88],"us":[90],"this":[92],"deducing":[95],"sequential":[96,104,122],"points":[101,124,133],"encapsulate":[102],"behavior":[105,129],"obtained":[110],"statically":[112],"analyzing":[113],"descriptions.":[116],"decompose":[118],"represent":[126],"these":[131],"symbolic":[135,148],"expressions.":[136,149],"SAT":[140],"solver":[141],"check":[143,168],"In":[150],"order":[151],"demonstrate":[153],"our":[154],"technique,":[155],"present":[157],"results":[158],"non-trivial":[161],"case":[162],"study.":[163],"show":[165],"an":[166],"SystemC":[171],"two":[174],"different":[175],"Verilog":[176],"RTL":[177],"Viterbi":[181],"decoder,":[182],"that":[183],"component":[186],"DRM":[189],"SoC.":[190]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":8}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}