{"id":"https://openalex.org/W1751141536","doi":"https://doi.org/10.1109/memcod.2005.1487930","title":"Extended abstract: a race-free hardware modeling language","display_name":"Extended abstract: a race-free hardware modeling language","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1751141536","doi":"https://doi.org/10.1109/memcod.2005.1487930","mag":"1751141536"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2005.1487930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088000939","display_name":"Patrick Schaumont","orcid":"https://orcid.org/0000-0002-4586-5476"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Schaumont","raw_affiliation_strings":["University of California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021517996","display_name":"Sandeep K. Shukla","orcid":"https://orcid.org/0000-0001-5525-7426"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Shukla","raw_affiliation_strings":["Virginia Polytechnic Institute and State University, USA"],"affiliations":[{"raw_affiliation_string":"Virginia Polytechnic Institute and State University, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082347771","display_name":"Ingrid Verbauwhede","orcid":"https://orcid.org/0000-0002-0879-076X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Verbauwhede","raw_affiliation_strings":["University of California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088000939"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66305272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"74","issue":null,"first_page":"254","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/determinacy","display_name":"Determinacy","score":0.8236264586448669},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8220328092575073},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6820763349533081},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6425358653068542},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6177754402160645},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.5588856935501099},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.48116764426231384},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.46784862875938416},{"id":"https://openalex.org/keywords/design-language","display_name":"Design language","score":0.45738452672958374},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.39432191848754883},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.393161803483963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24206998944282532},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12339004874229431}],"concepts":[{"id":"https://openalex.org/C58468513","wikidata":"https://www.wikidata.org/wiki/Q1201165","display_name":"Determinacy","level":2,"score":0.8236264586448669},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8220328092575073},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6820763349533081},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6425358653068542},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6177754402160645},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.5588856935501099},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.48116764426231384},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.46784862875938416},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.45738452672958374},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.39432191848754883},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.393161803483963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24206998944282532},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12339004874229431},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/memcod.2005.1487930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/747193","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/747193","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"3rd ACM/IEEE International Conference on Formal Methods and Models for Co-Design, ITALY, Verona, 11-14 July 2005","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.77.2344","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.77.2344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.emsec.ee.ucla.edu/pdf/2005memocode_schaum.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W25231633","https://openalex.org/W1597755753","https://openalex.org/W2145843790","https://openalex.org/W2152364675","https://openalex.org/W2169687938","https://openalex.org/W6601038207","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W1984090905","https://openalex.org/W2384838054","https://openalex.org/W2075214143","https://openalex.org/W2109951594","https://openalex.org/W2389325540","https://openalex.org/W2388371416","https://openalex.org/W2137887597","https://openalex.org/W2109177648","https://openalex.org/W2363829830","https://openalex.org/W2204921341"],"abstract_inverted_index":{"We":[0,21,56,126],"describe":[1],"race-free":[2,54],"properties":[3,82],"of":[4,15,25,32,83,133],"a":[5,23,30,49,121,131],"hardware":[6,103],"description":[7,104],"language":[8,12],"called":[9],"GEZEL.":[10],"The":[11],"describes":[13],"networks":[14,60,63],"cycle-true":[16],"finite-state-machines":[17],"with":[18],"datapaths":[19],"(FSMDs).":[20],"derive":[22],"set":[24],"four":[26],"rules":[27],"under":[28],"which":[29,65],"network":[31,86,94],"such":[33],"FSMDs":[34],"satisfies":[35],"the":[36,80,84,91,97,161,164],"Kahn":[37],"principle.":[38],"When":[39],"applying":[40],"those":[41],"rules,":[42],"GEZEL":[43,129,157],"programs":[44],"will":[45,51],"be":[46],"determinate":[47,81],"and":[48,70,119,152],"designer":[50],"thus":[52],"obtain":[53],"hardware.":[55],"define":[57],"extended":[58,92],"FSMD":[59,62,85,93],"as":[61,73,130],"for":[64,90],"some":[66],"components":[67,99],"are":[68,87,100,114],"user-defined":[69,98],"not":[71,107],"specified":[72],"FSMDs.":[74],"An":[75],"important":[76],"result":[77],"is":[78],"that":[79,96,135],"also":[88],"valid":[89],"provided":[95],"determinate.":[101],"Most":[102],"languages":[105],"do":[106],"have":[108,139],"this":[109],"determinacy.":[110],"Their":[111],"simulation":[112],"semantics":[113],"dependent":[115],"on":[116,120],"simulator":[117],"implementation,":[118],"run-time":[122],"race":[123],"resolution":[124],"mechanism.":[125],"therefore":[127],"position":[128],"model":[132],"computation":[134],"RTL":[136,144],"designers":[137],"should":[138],"in":[140,163],"mind":[141],"while":[142],"creating":[143],"models.":[145],"In":[146],"fact,":[147],"we":[148],"can":[149],"generate":[150],"SystemC":[151],"other":[153],"HDL":[154,166],"code":[155],"from":[156],"models,":[158],"thereby":[159],"guaranteeing":[160],"determinacy":[162],"generated":[165],"code.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}