{"id":"https://openalex.org/W2140311261","doi":"https://doi.org/10.1109/memcod.2005.1487922","title":"Extended abstract: on the property-based verification in SoC design flow founded on transaction level modeling","display_name":"Extended abstract: on the property-based verification in SoC design flow founded on transaction level modeling","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2140311261","doi":"https://doi.org/10.1109/memcod.2005.1487922","mag":"2140311261"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2005.1487922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"N. Bombieri","raw_affiliation_strings":["STMicroelectronics, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078157123","display_name":"A. Fedeli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Fedeli","raw_affiliation_strings":["STMicroelectronics, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Fummi","raw_affiliation_strings":["University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088231786"],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.3514,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6345845,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"238","last_page":"239"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7636943459510803},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6578593850135803},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6215564012527466},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.5837575197219849},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.568112313747406},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5318227410316467},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4814988374710083},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.464174747467041},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.44725140929222107},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42406514286994934},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41428226232528687},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3126654624938965}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7636943459510803},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6578593850135803},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6215564012527466},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.5837575197219849},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.568112313747406},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5318227410316467},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4814988374710083},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.464174747467041},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.44725140929222107},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42406514286994934},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41428226232528687},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3126654624938965},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2005.1487922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1588756748","https://openalex.org/W2101931376","https://openalex.org/W2114635402","https://openalex.org/W2120525820","https://openalex.org/W2148740615","https://openalex.org/W2351422932","https://openalex.org/W2481725867","https://openalex.org/W4239213633"],"related_works":["https://openalex.org/W1998879896","https://openalex.org/W2149449165","https://openalex.org/W1604727120","https://openalex.org/W2183112820","https://openalex.org/W2545414197","https://openalex.org/W1491441517","https://openalex.org/W2112223413","https://openalex.org/W2094385921","https://openalex.org/W2135756607","https://openalex.org/W2119788505"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"the":[5],"properties":[6,39],"specification":[7],"language":[8],"(PSL)":[9],"utilization":[10],"in":[11,36],"a":[12],"system":[13,18],"level":[14],"verification":[15],"flow":[16],"for":[17],"on":[19],"chip":[20],"(SoC)":[21],"designs,":[22],"A":[23],"compositional":[24],"approach":[25],"is":[26],"proposed":[27],"and":[28,34,42],"two":[29],"properties-based":[30],"techniques":[31],"are":[32],"described":[33],"compared":[35],"terms":[37],"of":[38],"refinement":[40],"effort":[41],"simulation":[43],"speed":[44],"delay.":[45]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}