{"id":"https://openalex.org/W2096620499","doi":"https://doi.org/10.1109/memcod.2005.1487902","title":"Synchronization verification in system-level design with ILP solvers","display_name":"Synchronization verification in system-level design with ILP solvers","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2096620499","doi":"https://doi.org/10.1109/memcod.2005.1487902","mag":"2096620499"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2005.1487902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044331863","display_name":"Thanyapat Sakunkonchak","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Sakunkonchak","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","VLSI Design & Educ. Center, Tokyo Univ., Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design & Educ. Center, Tokyo Univ., Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050673369","display_name":"Setsuko Komatsu","orcid":"https://orcid.org/0000-0002-4514-357X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Komatsu","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","VLSI Design & Educ. Center, Tokyo Univ., Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design & Educ. Center, Tokyo Univ., Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Fujita","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","VLSI Design & Educ. Center, Tokyo Univ., Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design & Educ. Center, Tokyo Univ., Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044331863"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":2.4595,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.88699318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"it tr 1999 23","issue":null,"first_page":"121","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367202281951904},{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.6672073602676392},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.6381434202194214},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5930118560791016},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5474969148635864},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5425475239753723},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5236796736717224},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.48415929079055786},{"id":"https://openalex.org/keywords/counterexample","display_name":"Counterexample","score":0.43920066952705383},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.43513837456703186},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.42537909746170044},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41515493392944336},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4132061302661896},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4063960313796997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26228567957878113},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09016850590705872}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367202281951904},{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.6672073602676392},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.6381434202194214},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5930118560791016},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5474969148635864},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5425475239753723},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5236796736717224},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.48415929079055786},{"id":"https://openalex.org/C162838799","wikidata":"https://www.wikidata.org/wiki/Q596077","display_name":"Counterexample","level":2,"score":0.43920066952705383},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.43513837456703186},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.42537909746170044},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41515493392944336},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4132061302661896},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4063960313796997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26228567957878113},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09016850590705872},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2005.1487902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W74242707","https://openalex.org/W1497571013","https://openalex.org/W1498455513","https://openalex.org/W1503170978","https://openalex.org/W1535237014","https://openalex.org/W1550131357","https://openalex.org/W1597226399","https://openalex.org/W1601517679","https://openalex.org/W1608142476","https://openalex.org/W1751719170","https://openalex.org/W1997960810","https://openalex.org/W2028806953","https://openalex.org/W2036157748","https://openalex.org/W2043876870","https://openalex.org/W2061438988","https://openalex.org/W2065675749","https://openalex.org/W2080573945","https://openalex.org/W2080593426","https://openalex.org/W2099120582","https://openalex.org/W2101508170","https://openalex.org/W2106199032","https://openalex.org/W2111419012","https://openalex.org/W2135274583","https://openalex.org/W2152016786","https://openalex.org/W2158395308","https://openalex.org/W2171480813","https://openalex.org/W2295903414","https://openalex.org/W2340735175","https://openalex.org/W2913459036","https://openalex.org/W4213079124","https://openalex.org/W4247632680","https://openalex.org/W4300021588","https://openalex.org/W6603049948","https://openalex.org/W6629660608","https://openalex.org/W6635708701","https://openalex.org/W6650063475","https://openalex.org/W6697035561"],"related_works":["https://openalex.org/W2349952486","https://openalex.org/W1489260687","https://openalex.org/W2127267268","https://openalex.org/W2136512912","https://openalex.org/W2775700832","https://openalex.org/W2587222766","https://openalex.org/W2133697637","https://openalex.org/W4253571630","https://openalex.org/W2837991191","https://openalex.org/W1873898332"],"abstract_inverted_index":{"Concurrency":[0],"is":[1,86,123,171],"one":[2],"of":[3,21,48,102,109,145],"the":[4,44,50,70,100,107,127,132,136,143,146,159],"most":[5],"important":[6],"issues":[7],"in":[8,43,88,106],"system-level":[9,40],"design.":[10],"Interleaving":[11],"among":[12],"parallel":[13],"processes":[14],"can":[15,76,140,149],"cause":[16],"an":[17,103,117],"extremely":[18],"large":[19],"number":[20],"different":[22],"behaviors,":[23],"making":[24],"design":[25,51],"and":[26,55,153,173],"verification":[27,37,169],"difficult":[28],"tasks.":[29],"In":[30],"this":[31],"work,":[32],"we":[33,68,98],"propose":[34],"a":[35,57,114],"synchronization":[36],"method":[38],"for":[39,60],"designs":[41,147],"described":[42],"SpecC":[45],"language.":[46],"Instead":[47],"modeling":[49],"with":[52,73],"timed":[53,61],"FSMs":[54],"using":[56,126],"model":[58,96],"checker":[59],"automata":[62],"(such":[63],"as":[64],"UPPAAL":[65],"or":[66],"KRONOS),":[67],"formulate":[69],"timing":[71,110,133],"constraints":[72,134],"equalities/inequalities":[74],"that":[75,148],"be":[77,150],"solved":[78],"by":[79,125],"integer":[80],"linear":[81],"programming":[82],"(ILP)":[83],"tools.":[84],"Verification":[85],"conducted":[87],"two":[89],"steps.":[90],"First,":[91],"similar":[92],"to":[93,116,130],"other":[94],"software":[95],"checkers,":[97],"compute":[99],"reachability":[101],"error":[104,118],"state":[105,119],"absence":[108],"constraints.":[111],"Then,":[112],"if":[113],"path":[115],"exists,":[120],"its":[121],"feasibility":[122],"checked":[124],"ILP":[128],"solver":[129],"evaluate":[131],"along":[135],"path.":[137],"This":[138],"approach":[139],"drastically":[141],"increase":[142],"sizes":[144],"verified.":[151],"Abstraction":[152],"abstraction":[154,161],"refinement":[155,162],"techniques":[156],"based":[157],"on":[158],"counterexample-guided":[160],"(CEGAR)":[163],"paradigm":[164],"are":[165,177],"applied.":[166],"The":[167],"proposed":[168],"flow":[170],"introduced":[172],"some":[174],"preliminary":[175],"results":[176],"presented":[178],"here.":[179]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}