{"id":"https://openalex.org/W2154206750","doi":"https://doi.org/10.1109/memcod.2005.1487900","title":"Formal verification of SystemC by automatic hardware/software partitioning","display_name":"Formal verification of SystemC by automatic hardware/software partitioning","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2154206750","doi":"https://doi.org/10.1109/memcod.2005.1487900","mag":"2154206750"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2005.1487900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086206346","display_name":"Daniel Kroening","orcid":"https://orcid.org/0000-0002-6681-5283"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"D. Kroening","raw_affiliation_strings":["Computer Systems Institute, ETH Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Computer Systems Institute, ETH Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075152083","display_name":"Natasha Sharygina","orcid":"https://orcid.org/0000-0002-8872-4913"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]},{"id":"https://openalex.org/I114772536","display_name":"Software Engineering Institute","ror":"https://ror.org/01xqjjn94","country_code":"US","type":"facility","lineage":["https://openalex.org/I114772536","https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Sharygina","raw_affiliation_strings":["Software Engineering Institute, Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Software Engineering Institute, Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I114772536","https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086206346"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":10.7721,"has_fulltext":false,"cited_by_count":118,"citation_normalized_percentile":{"value":0.98996928,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"101","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8791224956512451},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8191981315612793},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5779255628585815},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5220044255256653},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5063360929489136},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5061149001121521},{"id":"https://openalex.org/keywords/hardware-compatibility-list","display_name":"Hardware compatibility list","score":0.4962065815925598},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4840325713157654},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4795248508453369},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4688093960285187},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45955005288124084},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.4475378692150116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4255572259426117},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.42065608501434326},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3654186725616455},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14256638288497925}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8791224956512451},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8191981315612793},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5779255628585815},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5220044255256653},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5063360929489136},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5061149001121521},{"id":"https://openalex.org/C161394538","wikidata":"https://www.wikidata.org/wiki/Q3127397","display_name":"Hardware compatibility list","level":4,"score":0.4962065815925598},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4840325713157654},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4795248508453369},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4688093960285187},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45955005288124084},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.4475378692150116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4255572259426117},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.42065608501434326},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3654186725616455},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14256638288497925},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/memcod.2005.1487900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.89.3438","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.89.3438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.kroening.com/papers/memocode2005.pdf","raw_type":"text"},{"id":"pmh:oai:ora.ox.ac.uk:uuid:c8d519b6-ceb7-4d62-a602-e80b0669437a","is_oa":false,"landing_page_url":"https://ora.ox.ac.uk/objects/uuid:c8d519b6-ceb7-4d62-a602-e80b0669437a","pdf_url":null,"source":{"id":"https://openalex.org/S4306402636","display_name":"Oxford University Research Archive (ORA) (University of Oxford)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I40120149","host_organization_name":"University of Oxford","host_organization_lineage":["https://openalex.org/I40120149"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Department of Computer Science","raw_type":"Conference item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W74242707","https://openalex.org/W113529588","https://openalex.org/W190508917","https://openalex.org/W1497571013","https://openalex.org/W1500906976","https://openalex.org/W1502837501","https://openalex.org/W1527493026","https://openalex.org/W1562679818","https://openalex.org/W1570088913","https://openalex.org/W1756958128","https://openalex.org/W1787074469","https://openalex.org/W1843910952","https://openalex.org/W1851512747","https://openalex.org/W2024148935","https://openalex.org/W2037626756","https://openalex.org/W2043132803","https://openalex.org/W2043876870","https://openalex.org/W2091355737","https://openalex.org/W2099860748","https://openalex.org/W2107144615","https://openalex.org/W2107526733","https://openalex.org/W2112243500","https://openalex.org/W2114092850","https://openalex.org/W2115968267","https://openalex.org/W2129384397","https://openalex.org/W2142785340","https://openalex.org/W2158395308","https://openalex.org/W2159789838","https://openalex.org/W2162711771","https://openalex.org/W2164829820","https://openalex.org/W2171999426","https://openalex.org/W2295903414","https://openalex.org/W2340735175","https://openalex.org/W2583512742","https://openalex.org/W2808007626","https://openalex.org/W2913459036","https://openalex.org/W4235672487","https://openalex.org/W4241233758","https://openalex.org/W4243167850","https://openalex.org/W4243326882","https://openalex.org/W4250884204","https://openalex.org/W4254476029","https://openalex.org/W4285719527","https://openalex.org/W6603049948","https://openalex.org/W6604599583","https://openalex.org/W6629660608","https://openalex.org/W6629916164","https://openalex.org/W6638020115","https://openalex.org/W6683354071","https://openalex.org/W6683981167","https://openalex.org/W6752224892","https://openalex.org/W7015998423","https://openalex.org/W7055119772"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W4232281993","https://openalex.org/W2116103175","https://openalex.org/W2538382887","https://openalex.org/W1530170095","https://openalex.org/W2388100958","https://openalex.org/W2279790435","https://openalex.org/W1486333474","https://openalex.org/W2124328847","https://openalex.org/W2539785979"],"abstract_inverted_index":{"Variants":[0],"of":[1,31,43,67,83,115,125],"general-purpose":[2],"programming":[3],"languages,":[4],"like":[5],"SystemC,":[6],"are":[7],"increasingly":[8],"used":[9],"to":[10,111,129],"specify":[11],"system":[12,85,95,112],"designs":[13],"that":[14,76],"have":[15],"both":[16,78],"hardware":[17,33,44,79],"and":[18,34,45,47,80,100,109],"software":[19,46,81],"parts.":[20,103],"The":[21,119],"system-level":[22],"languages":[23],"allow":[24],"a":[25,73,84],"flexible":[26],"partitioning":[27,92,121],"in":[28],"the":[29,32,41,64,68,93,123,126,130],"design":[30],"software.":[35],"Moreover,":[36],"many":[37],"properties":[38],"depend":[39],"on":[40,51],"combination":[42],"cannot":[48],"be":[49],"verified":[50],"either":[52,57],"part":[53],"alone.":[54],"Existing":[55],"tools":[56],"apply":[58],"non-formal":[59],"approaches":[60],"or":[61],"handle":[62],"only":[63],"low-level":[65],"parts":[66,82],"language.":[69],"This":[70,87,104],"papers":[71],"presents":[72],"new":[74],"technique":[75,105],"handles":[77],"description.":[86],"is":[88],"done":[89],"by":[90],"automatically":[91],"uniform":[94],"description":[96],"into":[97],"synchronous":[98],"(hardware)":[99],"asynchronous":[101],"(software)":[102],"has":[106],"been":[107],"implemented":[108],"applied":[110],"level":[113],"descriptions":[114],"several":[116],"industrial":[117],"examples.":[118],"hardware/software":[120],"improves":[122],"performance":[124],"verification":[127],"compared":[128],"monolithic":[131],"approach.":[132]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":12}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}