{"id":"https://openalex.org/W2146399815","doi":"https://doi.org/10.1109/memcod.2005.1487886","title":"Synthesis of synchronous assertions with guarded atomic actions","display_name":"Synthesis of synchronous assertions with guarded atomic actions","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2146399815","doi":"https://doi.org/10.1109/memcod.2005.1487886","mag":"2146399815"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2005.1487886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009910914","display_name":"Michael Pellauer","orcid":"https://orcid.org/0000-0002-5305-4307"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Pellauer","raw_affiliation_strings":["Massachusetts Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038958566","display_name":"Muriel Bittencourt de Liz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Liz","raw_affiliation_strings":["Bluespec, Inc"],"affiliations":[{"raw_affiliation_string":"Bluespec, Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030229646","display_name":"D. Baltus","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Baltus","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5098635942","display_name":"R. Nikhi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Nikhi","raw_affiliation_strings":["Bluespec, Inc"],"affiliations":[{"raw_affiliation_string":"Bluespec, Inc","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009910914"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":3.9571,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.93770593,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1102","issue":null,"first_page":"15","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367170095443726},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7098835110664368},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5436791777610779},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.5077186822891235},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4958520829677582},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4932240843772888},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47376635670661926},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.4516229033470154},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.4458589255809784},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4388009309768677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3481610417366028},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33151549100875854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367170095443726},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7098835110664368},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5436791777610779},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.5077186822891235},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4958520829677582},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4932240843772888},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47376635670661926},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.4516229033470154},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.4458589255809784},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4388009309768677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3481610417366028},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33151549100875854},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/memcod.2005.1487886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2005.1487886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.130.4223","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.130.4223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.mit.edu/~mieszko/papers/synthesizable-assertions.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.85.6498","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.85.6498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csg.csail.mit.edu/pubs/memos/Memo-490/memo-490.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1797377815","https://openalex.org/W1822320350","https://openalex.org/W2049600101","https://openalex.org/W2098446307","https://openalex.org/W2117883771","https://openalex.org/W2123613958","https://openalex.org/W2145717438","https://openalex.org/W2145843790","https://openalex.org/W2172052797","https://openalex.org/W4244102356","https://openalex.org/W4249778561","https://openalex.org/W6674515695"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016","https://openalex.org/W2129151116"],"abstract_inverted_index":{"The":[0],"SystemVerilog":[1,4],"standard":[2],"introduces":[3],"Assertions":[5],"(SVA),":[6],"a":[7,27,59],"synchronous":[8],"assertion":[9],"package":[10],"based":[11],"on":[12],"the":[13],"temporal-logic":[14],"semantics":[15],"of":[16],"PSL.":[17],"Traditionally":[18],"assertions":[19,57],"are":[20],"checked":[21],"in":[22,36],"software":[23],"simulation.":[24],"We":[25,53],"introduce":[26],"method":[28],"for":[29,44],"synthesizing":[30],"SVA":[31],"directly":[32],"into":[33],"hardware":[34,65],"modules":[35],"Bluespec":[37],"SystemVerilog.":[38],"This":[39],"opens":[40],"up":[41],"new":[42],"possibilities":[43],"FPGA-accelerated":[45],"testbenches,":[46],"hardware/software":[47],"co-emulation,":[48],"dynamic":[49],"verification":[50],"and":[51,62],"fault-tolerance.":[52],"describe":[54],"adding":[55],"synthesizable":[56],"to":[58],"cache":[60],"controller,":[61],"investigate":[63],"their":[64],"cost.":[66]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}