{"id":"https://openalex.org/W4239213633","doi":"https://doi.org/10.1109/memcod.2003.1210099","title":"On the use of a high-level fault model to check properties incompleteness","display_name":"On the use of a high-level fault model to check properties incompleteness","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W4239213633","doi":"https://doi.org/10.1109/memcod.2003.1210099"},"language":"en","primary_location":{"id":"doi:10.1109/memcod.2003.1210099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2003.1210099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e0 di Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e0 di Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025088388","display_name":"Graziano Pravadelli","orcid":"https://orcid.org/0000-0002-7833-1673"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Pravadelli","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e0 di Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e0 di Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078157123","display_name":"A. Fedeli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Fedeli","raw_affiliation_strings":["Formal Verification Group, STMicroelectronics, Agrate, Italy"],"affiliations":[{"raw_affiliation_string":"Formal Verification Group, STMicroelectronics, Agrate, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003492426","display_name":"U. Rossi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"U. Rossi","raw_affiliation_strings":["Formal Verification Group, STMicroelectronics, Agrate, Italy"],"affiliations":[{"raw_affiliation_string":"Formal Verification Group, STMicroelectronics, Agrate, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001520759","display_name":"F. Toto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Toto","raw_affiliation_strings":["Formal Verification Group, STMicroelectronics, Agrate, Italy"],"affiliations":[{"raw_affiliation_string":"Formal Verification Group, STMicroelectronics, Agrate, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5040302302"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":3.0185,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.91690209,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.78971266746521},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.774869441986084},{"id":"https://openalex.org/keywords/completeness","display_name":"Completeness (order theory)","score":0.6443793773651123},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5398501753807068},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4968552887439728},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4760872423648834},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4746468663215637},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.410576730966568},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3733366131782532},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3675291836261749},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.35151147842407227},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08577772974967957}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78971266746521},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.774869441986084},{"id":"https://openalex.org/C17231256","wikidata":"https://www.wikidata.org/wiki/Q5156540","display_name":"Completeness (order theory)","level":2,"score":0.6443793773651123},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5398501753807068},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4968552887439728},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4760872423648834},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4746468663215637},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.410576730966568},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3733366131782532},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3675291836261749},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.35151147842407227},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08577772974967957},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/memcod.2003.1210099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2003.1210099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W240055707","https://openalex.org/W1490302755","https://openalex.org/W1491807613","https://openalex.org/W1522416322","https://openalex.org/W1567413682","https://openalex.org/W1569068921","https://openalex.org/W1592819458","https://openalex.org/W1976597924","https://openalex.org/W2109951594","https://openalex.org/W2117189826","https://openalex.org/W2119740110","https://openalex.org/W2180713429","https://openalex.org/W2537440096","https://openalex.org/W4235671167","https://openalex.org/W4256066435","https://openalex.org/W6704706996","https://openalex.org/W6817340888"],"related_works":["https://openalex.org/W1903167137","https://openalex.org/W2171674700","https://openalex.org/W2145025660","https://openalex.org/W1922520186","https://openalex.org/W1544097700","https://openalex.org/W2037121848","https://openalex.org/W1946493810","https://openalex.org/W1495250406","https://openalex.org/W17088386","https://openalex.org/W1608485412"],"abstract_inverted_index":{"The":[0,15,71],"use":[1],"of":[2,8,17,30,50,65,68],"model":[3,51,75],"checking":[4,28],"to":[5,37,61,77],"validate":[6],"descriptions":[7],"digital":[9,32],"systems":[10],"lacks":[11],"a":[12,43,48,66],"coverage":[13,44],"metrics.":[14],"set":[16,67],"proven":[18],"properties":[19],"can":[20],"be":[21],"incomplete,":[22],"thus":[23],"not":[24],"guaranteeing":[25],"the":[26,31,38,63],"behavioral":[27],"completeness":[29],"system":[33],"implementation":[34],"with":[35],"respect":[36],"specification.":[39],"This":[40],"paper":[41],"proposes":[42],"methodology":[45],"based":[46],"on":[47],"combination":[49],"checking,":[52],"high-level":[53,73],"fault":[54,74],"simulation":[55],"and":[56,80],"automatic":[57],"test":[58],"pattern":[59],"generation,":[60],"estimate":[62],"incompleteness":[64],"formal":[69,81],"properties.":[70],"adopted":[72],"allows":[76],"join":[78],"dynamic":[79],"verification.":[82]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}