{"id":"https://openalex.org/W4400277271","doi":"https://doi.org/10.1109/meco62516.2024.10577799","title":"From SysML Application Model to Executable OpenCL Code: A System-Level Design Approach","display_name":"From SysML Application Model to Executable OpenCL Code: A System-Level Design Approach","publication_year":2024,"publication_date":"2024-06-11","ids":{"openalex":"https://openalex.org/W4400277271","doi":"https://doi.org/10.1109/meco62516.2024.10577799"},"language":"en","primary_location":{"id":"doi:10.1109/meco62516.2024.10577799","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/meco62516.2024.10577799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 13th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100684477","display_name":"Ran Guo","orcid":"https://orcid.org/0000-0002-9424-8140"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ran Guo","raw_affiliation_strings":["Université Côte d’Azur,Polytech’ Lab UPR UniCA 7498,Sophia Antipolis,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Côte d’Azur,Polytech’ Lab UPR UniCA 7498,Sophia Antipolis,France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065342069","display_name":"Eric Dekneuvel","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Eric Dekneuvel","raw_affiliation_strings":["Université Côte d’Azur,Polytech’ Lab UPR UniCA 7498,Sophia Antipolis,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Côte d’Azur,Polytech’ Lab UPR UniCA 7498,Sophia Antipolis,France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053814554","display_name":"G. Jacquemod","orcid":"https://orcid.org/0000-0003-2915-7653"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilles Jacquemod","raw_affiliation_strings":["Université Côte d’Azur,Polytech’ Lab UPR UniCA 7498,Sophia Antipolis,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Côte d’Azur,Polytech’ Lab UPR UniCA 7498,Sophia Antipolis,France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027816316","display_name":"Pascal Henry Biwol\u00e9","orcid":"https://orcid.org/0000-0001-6325-1390"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pascal Henry Biwole","raw_affiliation_strings":["University, School of Engineering,California State Polytechnic,Arcata,CA,USA,95521"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University, School of Engineering,California State Polytechnic,Arcata,CA,USA,95521","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"58","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12000","display_name":"Systems Engineering Methodologies and Applications","score":0.9794999957084656,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12000","display_name":"Systems Engineering Methodologies and Applications","score":0.9794999957084656,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11572","display_name":"Information Technology Governance and Strategy","score":0.9714000225067139,"subfield":{"id":"https://openalex.org/subfields/1404","display_name":"Management Information Systems"},"field":{"id":"https://openalex.org/fields/14","display_name":"Business, Management and Accounting"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10639","display_name":"Advanced Software Engineering Methodologies","score":0.9398000240325928,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.9249237775802612},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8416553139686584},{"id":"https://openalex.org/keywords/systems-modeling-language","display_name":"Systems Modeling Language","score":0.5899999141693115},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5546461939811707},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5301985144615173},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5239420533180237},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.5168907642364502},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5141366124153137},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39251601696014404},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38702496886253357},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.36267024278640747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3234153985977173},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15749084949493408},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.0945311188697815}],"concepts":[{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.9249237775802612},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8416553139686584},{"id":"https://openalex.org/C21285288","wikidata":"https://www.wikidata.org/wiki/Q2117885","display_name":"Systems Modeling Language","level":4,"score":0.5899999141693115},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5546461939811707},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5301985144615173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5239420533180237},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.5168907642364502},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5141366124153137},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39251601696014404},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38702496886253357},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.36267024278640747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3234153985977173},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15749084949493408},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0945311188697815},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco62516.2024.10577799","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/meco62516.2024.10577799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 13th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W162790107","https://openalex.org/W942892594","https://openalex.org/W2017093197","https://openalex.org/W2027791242","https://openalex.org/W2047637114","https://openalex.org/W2048694693","https://openalex.org/W2140313023","https://openalex.org/W2263468931","https://openalex.org/W2399715892","https://openalex.org/W2766276575","https://openalex.org/W3021692220","https://openalex.org/W3045804250","https://openalex.org/W3111321625","https://openalex.org/W3127646572","https://openalex.org/W3168984196","https://openalex.org/W3189544942","https://openalex.org/W4206814235","https://openalex.org/W4308427658","https://openalex.org/W4309868910","https://openalex.org/W4392980938","https://openalex.org/W6796518914"],"related_works":["https://openalex.org/W2891325706","https://openalex.org/W2958154519","https://openalex.org/W4220736284","https://openalex.org/W2170113317","https://openalex.org/W2009258791","https://openalex.org/W2135253840","https://openalex.org/W2359075208","https://openalex.org/W1984712372","https://openalex.org/W2170871060","https://openalex.org/W3149751866"],"abstract_inverted_index":{"Model-based":[0],"systems":[1],"engineering":[2],"(MBSE)":[3],"is":[4,30,136],"a":[5,48,114,118,150],"methodology":[6],"that":[7],"entails":[8],"creating":[9],"and":[10,39,72,117,187],"utilizing":[11],"models":[12],"across":[13],"the":[14,21,65,73,86,93,106,140,143,147,165,170,184],"entire":[15],"system":[16,172],"development":[17],"lifecycle.":[18],"Based":[19],"on":[20],"Unified":[22],"Modeling":[23,27],"Language":[24,28,43],"(UML),":[25],"Systems":[26],"(SysML)":[29],"developed":[31],"to":[32,63,84,91,100,138,180],"facilitate":[33],"intricate":[34,53],"industrial":[35],"systems'":[36],"behavioral":[37,80],"description":[38,81],"design.":[40],"Open":[41],"Computing":[42],"(OpenCL)":[44],"has":[45,57],"emerged":[46],"as":[47],"pivotal":[49],"tool":[50,190],"for":[51,122],"conceptualizing":[52],"device":[54],"functionalities.":[55],"It":[56],"been":[58],"introduced":[59],"into":[60,173],"FPGA":[61],"design":[62,70,76,85],"overcome":[64],"inefficiencies":[66],"of":[67,75,108,142,149,169],"traditional":[68],"HDL":[69],"methodologies":[71,77],"inability":[74],"using":[78,183],"High-level":[79],"in":[82,146],"C/C++":[83],"circuits.":[87],"The":[88,111,159],"study":[89,135],"aims":[90],"streamline":[92],"transformation":[94],"process":[95],"from":[96],"high-level":[97,124],"SysML":[98,125,167],"specifications":[99,126],"executable":[101,174],"OpenCL":[102,129,175],"code,":[103],"thereby":[104],"facilitating":[105],"implementation":[107],"complex":[109],"systems.":[110],"paper":[112],"introduces":[113],"data":[115],"pipelining":[116],"task":[119],"parallelism":[120],"approach":[121,145,163],"mapping":[123],"onto":[127],"an":[128],"platform":[130],"model.":[131],"A":[132],"detailed":[133],"case":[134],"presented":[137],"demonstrate":[139],"effectiveness":[141],"proposed":[144,160],"context":[148],"real-time":[151],"three-dimensional":[152],"particle":[153],"tracking":[154],"velocimetry":[155],"(3D":[156],"PTV)":[157],"system.":[158],"parallel":[161],"programming":[162],"converts":[164],"comprehensive":[166],"model":[168],"PTV":[171],"code.":[176],"This":[177],"research":[178],"applies":[179],"multiple":[181],"applications":[182],"open-source":[185],"modeling":[186],"formal":[188],"verification":[189],"TTool.":[191]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}