{"id":"https://openalex.org/W3042161599","doi":"https://doi.org/10.1109/meco49872.2020.9134071","title":"Strategies of Computational Process Synthesis \u2014 a System-Level Model of HW/SW (Micro)Architectural Mechanisms","display_name":"Strategies of Computational Process Synthesis \u2014 a System-Level Model of HW/SW (Micro)Architectural Mechanisms","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3042161599","doi":"https://doi.org/10.1109/meco49872.2020.9134071","mag":"3042161599"},"language":"en","primary_location":{"id":"doi:10.1109/meco49872.2020.9134071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco49872.2020.9134071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 9th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034077483","display_name":"Alexander Antonov","orcid":"https://orcid.org/0000-0002-4596-9275"},"institutions":[{"id":"https://openalex.org/I173089394","display_name":"ITMO University","ror":"https://ror.org/04txgxn49","country_code":"RU","type":"education","lineage":["https://openalex.org/I173089394"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Alexander Antonov","raw_affiliation_strings":["Software Engineering and Computers Systems Faculty, ITMO University, Saint-Petersburg, Russia"],"affiliations":[{"raw_affiliation_string":"Software Engineering and Computers Systems Faculty, ITMO University, Saint-Petersburg, Russia","institution_ids":["https://openalex.org/I173089394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051855155","display_name":"Pavel Kustarev","orcid":"https://orcid.org/0000-0001-9326-0837"},"institutions":[{"id":"https://openalex.org/I173089394","display_name":"ITMO University","ror":"https://ror.org/04txgxn49","country_code":"RU","type":"education","lineage":["https://openalex.org/I173089394"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Pavel Kustarev","raw_affiliation_strings":["Software Engineering and Computers Systems Faculty, ITMO University, Saint-Petersburg, Russia"],"affiliations":[{"raw_affiliation_string":"Software Engineering and Computers Systems Faculty, ITMO University, Saint-Petersburg, Russia","institution_ids":["https://openalex.org/I173089394"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034077483"],"corresponding_institution_ids":["https://openalex.org/I173089394"],"apc_list":null,"apc_paid":null,"fwci":0.6931,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66826365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/composability","display_name":"Composability","score":0.8633984923362732},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7610675096511841},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6686527729034424},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6550031304359436},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5791454315185547},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5366142988204956},{"id":"https://openalex.org/keywords/unification","display_name":"Unification","score":0.5321452021598816},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.5032569766044617},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4948851466178894},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4943811893463135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4723305106163025},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4550623893737793},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4123852550983429},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35007476806640625},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2834322452545166}],"concepts":[{"id":"https://openalex.org/C2778814252","wikidata":"https://www.wikidata.org/wiki/Q5156715","display_name":"Composability","level":2,"score":0.8633984923362732},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7610675096511841},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6686527729034424},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6550031304359436},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5791454315185547},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5366142988204956},{"id":"https://openalex.org/C96146094","wikidata":"https://www.wikidata.org/wiki/Q609057","display_name":"Unification","level":2,"score":0.5321452021598816},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.5032569766044617},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4948851466178894},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4943811893463135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4723305106163025},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4550623893737793},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4123852550983429},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35007476806640625},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2834322452545166},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco49872.2020.9134071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco49872.2020.9134071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 9th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W1947997869","https://openalex.org/W1970032753","https://openalex.org/W1981566976","https://openalex.org/W2035501710","https://openalex.org/W2064115172","https://openalex.org/W2101687630","https://openalex.org/W2318354022","https://openalex.org/W2343695530","https://openalex.org/W2506991382","https://openalex.org/W2589329959","https://openalex.org/W2742200817","https://openalex.org/W2772042873","https://openalex.org/W3090819181","https://openalex.org/W4244080578","https://openalex.org/W6783363477"],"related_works":["https://openalex.org/W2383601311","https://openalex.org/W2388607015","https://openalex.org/W186132510","https://openalex.org/W2630947271","https://openalex.org/W2159423485","https://openalex.org/W2542453320","https://openalex.org/W1974408264","https://openalex.org/W2484376704","https://openalex.org/W2427933582","https://openalex.org/W4283065670"],"abstract_inverted_index":{"The":[0],"paper":[1],"deals":[2],"with":[3],"insufficient":[4],"unification":[5],"of":[6,27,32,42,72,86,93],"computational":[7,33],"process":[8,34],"transformation":[9,29],"techniques":[10],"and":[11,19,58,75],"their":[12],"mapping":[13],"on":[14,80],"design":[15],"components":[16],"in":[17,45,65],"hardware":[18,49,64,87],"software":[20,46],"domains.":[21],"To":[22],"address":[23],"this":[24,81],"issue,":[25],"formulation":[26],"generic":[28],"approach,":[30],"\u201cstrategy":[31],"synthesis\u201d":[35],"(SCPS),":[36],"is":[37],"proposed.":[38],"Inspired":[39],"by":[40],"composability":[41],"management":[43],"mechanisms":[44,51],"domain,":[47],"custom":[48],"microarchitecture":[50],"are":[52],"proposed":[53],"to":[54],"implement":[55],"as":[56],"synthesizable":[57],"programmable":[59],"execution":[60],"kernels":[61],"that":[62],"generate":[63],"RTL":[66],"or":[67],"HLS":[68],"form.":[69],"Experimental":[70],"implementation":[71],"ActiveCore":[73],"framework":[74],"demo":[76],"SoC":[77],"designs":[78],"based":[79],"approach":[82],"showed":[83],"considerable":[84],"improvement":[85],"projects":[88],"organization,":[89],"while":[90],"preserving":[91],"competitiveness":[92],"the":[94],"designs.":[95]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}