{"id":"https://openalex.org/W2956501515","doi":"https://doi.org/10.1109/meco.2019.8760205","title":"Open-Source RISC-V Processor IP Cores for FPGAs \u2014 Overview and Evaluation","display_name":"Open-Source RISC-V Processor IP Cores for FPGAs \u2014 Overview and Evaluation","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2956501515","doi":"https://doi.org/10.1109/meco.2019.8760205","mag":"2956501515"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2019.8760205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2019.8760205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059078162","display_name":"Roland H\u00f6ller","orcid":null},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Roland Holler","raw_affiliation_strings":["Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029299059","display_name":"Dominic Haselberger","orcid":null},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Dominic Haselberger","raw_affiliation_strings":["Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005194451","display_name":"Dominik Ballek","orcid":null},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Dominik Ballek","raw_affiliation_strings":["Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089848700","display_name":"Peter R\u00f6ssler","orcid":"https://orcid.org/0000-0002-0557-229X"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Peter Rossler","raw_affiliation_strings":["Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076208205","display_name":"Markus Krapfenbauer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120099","display_name":"Kapsch (Austria)","ror":"https://ror.org/02tk2gv85","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210120099"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Markus Krapfenbauer","raw_affiliation_strings":["Kapsch TrafficCom AG, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Kapsch TrafficCom AG, Vienna, Austria","institution_ids":["https://openalex.org/I4210120099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008031516","display_name":"Martin Linauer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120099","display_name":"Kapsch (Austria)","ror":"https://ror.org/02tk2gv85","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210120099"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Martin Linauer","raw_affiliation_strings":["Kapsch TrafficCom AG, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Kapsch TrafficCom AG, Vienna, Austria","institution_ids":["https://openalex.org/I4210120099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5059078162"],"corresponding_institution_ids":["https://openalex.org/I121760703"],"apc_list":null,"apc_paid":null,"fwci":5.2969,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.96399687,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7345388531684875},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6672185659408569},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6033807992935181},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5768737196922302},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43935054540634155},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4208752512931824},{"id":"https://openalex.org/keywords/open-source-hardware","display_name":"Open source hardware","score":0.4178204834461212},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4140404462814331},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4103710949420929},{"id":"https://openalex.org/keywords/open-source","display_name":"Open source","score":0.375154584646225},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31560003757476807},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30025142431259155},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1875973343849182}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7345388531684875},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6672185659408569},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6033807992935181},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5768737196922302},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43935054540634155},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4208752512931824},{"id":"https://openalex.org/C548595372","wikidata":"https://www.wikidata.org/wiki/Q159172","display_name":"Open source hardware","level":4,"score":0.4178204834461212},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4140404462814331},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4103710949420929},{"id":"https://openalex.org/C3018397939","wikidata":"https://www.wikidata.org/wiki/Q3644502","display_name":"Open source","level":3,"score":0.375154584646225},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31560003757476807},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30025142431259155},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1875973343849182}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco.2019.8760205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2019.8760205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W957890233","https://openalex.org/W2084824519","https://openalex.org/W2219199893","https://openalex.org/W2294537163","https://openalex.org/W2312737204","https://openalex.org/W2318354022","https://openalex.org/W2490345425","https://openalex.org/W2533368764","https://openalex.org/W2585514748","https://openalex.org/W2622825427","https://openalex.org/W2764252782","https://openalex.org/W2770020066","https://openalex.org/W2807235401","https://openalex.org/W2889301053","https://openalex.org/W2892310816","https://openalex.org/W2901999247","https://openalex.org/W2904210248","https://openalex.org/W2910185889","https://openalex.org/W2925161445","https://openalex.org/W2963255460","https://openalex.org/W4232751114","https://openalex.org/W4247553145","https://openalex.org/W6760705559"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W3002452264"],"abstract_inverted_index":{"Advances":[0],"in":[1,17,39,48,74,90,163],"semiconductor":[2],"miniaturization":[3],"are":[4,62],"an":[5],"important":[6],"driver":[7],"for":[8,109,134,179],"Field":[9],"Programmable":[10],"Gate":[11],"Arrays":[12],"(FPGAs)":[13],"since":[14],"their":[15],"invention":[16],"the":[18,34,43,71,84,91,139,164],"1980s.":[19],"The":[20],"increasing":[21],"number":[22],"of":[23,182],"available":[24,169],"on":[25,29,33,127,168],"chip":[26],"logic":[27,66],"resources":[28],"one":[30],"hand":[31,36],"and":[32,59,105,136,142,171,176],"other":[35],"a":[37,107,110,180],"decrease":[38],"part":[40],"costs":[41],"let":[42],"FPGA":[44],"market":[45],"grow":[46],"steadily":[47,89],"recent":[49],"years.":[50],"It":[51],"comes":[52],"thus":[53,102,123],"at":[54],"no":[55],"surprise":[56],"that":[57,148],"more":[58,60],"microprocessors":[61],"integrated":[63],"into":[64],"programmable":[65],"devices":[67],"as":[68],"they":[69],"represent":[70],"central":[72],"functionality":[73],"many":[75],"digital":[76],"systems.":[77],"In":[78,119],"parallel":[79],"to":[80,114,125,155],"these":[81],"technological":[82],"developments":[83],"open-source":[85,98,128],"hardware":[86],"community":[87],"grew":[88],"last":[92],"two":[93],"decades.":[94],"More":[95],"than":[96],"hundred":[97],"CPU":[99,130,157],"cores":[100,132,158,183],"can":[101],"be":[103,115,161,174,185],"found":[104],"selecting":[106],"core":[108],"design":[111],"project":[112],"has":[113,149],"done":[116],"with":[117],"care.":[118],"this":[120],"work":[121],"we":[122],"want":[124],"focus":[126],"32-bit":[129],"IP":[131],"suitable":[133],"FPGAs":[135],"which":[137],"support":[138],"upcoming":[140],"free":[141],"open":[143],"RISC-V":[144],"instruction":[145],"set":[146],"architecture":[147],"some":[150],"interesting":[151],"advantages":[152],"when":[153],"compared":[154],"commercial":[156],"(as":[159],"will":[160,173,184],"outlined":[162],"paper).":[165],"An":[166],"overview":[167],"projects":[170],"activities":[172],"given":[175],"evaluation":[177],"results":[178],"selection":[181],"presented.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-01-11T23:08:45.486102","created_date":"2025-10-10T00:00:00"}