{"id":"https://openalex.org/W2827496155","doi":"https://doi.org/10.1109/meco.2018.8406051","title":"Timing-critical path analysis with structurally synthesized BDDs","display_name":"Timing-critical path analysis with structurally synthesized BDDs","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2827496155","doi":"https://doi.org/10.1109/meco.2018.8406051","mag":"2827496155"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2018.8406051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2018.8406051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":true,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060713767","display_name":"Lembit J\u00fcrim\u00e4gi","orcid":"https://orcid.org/0000-0002-6914-2838"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Lembit Jurimagi","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025492445","display_name":"Niyi-Leigh Olugbenga","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Niyi-Leigh Olugbenga","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020959049","display_name":"Vladimir Viies","orcid":"https://orcid.org/0000-0002-7628-3225"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Vladimir Viies","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5010536057"],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08274261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4148","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7907617092132568},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.7551568150520325},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6206503510475159},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5886187553405762},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5493690967559814},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5423669219017029},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4857385754585266},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4803537130355835},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.46246594190597534},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4214048683643341},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31395912170410156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16687554121017456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14774110913276672},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07048508524894714}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7907617092132568},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.7551568150520325},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6206503510475159},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5886187553405762},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5493690967559814},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5423669219017029},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4857385754585266},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4803537130355835},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.46246594190597534},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4214048683643341},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31395912170410156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16687554121017456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14774110913276672},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07048508524894714},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco.2018.8406051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2018.8406051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1487689459","https://openalex.org/W1582522144","https://openalex.org/W1583304273","https://openalex.org/W1964078389","https://openalex.org/W1983373973","https://openalex.org/W2036824070","https://openalex.org/W2088115909","https://openalex.org/W2102729267","https://openalex.org/W2105407012","https://openalex.org/W2134869654","https://openalex.org/W2135694842","https://openalex.org/W2138317689","https://openalex.org/W2142908374","https://openalex.org/W2144922219","https://openalex.org/W2150754796","https://openalex.org/W2152040677","https://openalex.org/W2156306402","https://openalex.org/W2157160077","https://openalex.org/W2158805860","https://openalex.org/W2159373619","https://openalex.org/W2169913777","https://openalex.org/W2389387540","https://openalex.org/W2498884586","https://openalex.org/W3009317406","https://openalex.org/W3014325818","https://openalex.org/W4251213825","https://openalex.org/W4254271670","https://openalex.org/W6672852001","https://openalex.org/W6680222014"],"related_works":["https://openalex.org/W2550704533","https://openalex.org/W2890026549","https://openalex.org/W2371937260","https://openalex.org/W2130189791","https://openalex.org/W2187775186","https://openalex.org/W2098419840","https://openalex.org/W2243536805","https://openalex.org/W1591214607","https://openalex.org/W2351310008","https://openalex.org/W659242671"],"abstract_inverted_index":{"Timing-critical":[0],"paths":[1,115,118],"analysis":[2,45,97],"is":[3,140],"one":[4],"of":[5,12,16,42,46,91,95,122,135,147],"the":[6,10,40,43,50,68,75,84,101,109,112,120,128,133,148,155],"key-important":[7],"tasks":[8],"in":[9,24,29,33,55],"field":[11],"design":[13],"and":[14,19,82],"test":[15],"digital":[17,47],"circuits":[18,48,69],"systems.":[20],"It":[21],"has":[22],"applications":[23],"time":[25],"critical":[26,114],"path":[27,30],"identification,":[28],"delay":[31],"simulation,":[32],"gate-level":[34,77,102,157],"reliability":[35],"analysis.":[36,63,158],"To":[37,126],"cope":[38],"with":[39],"complexity":[41],"timing":[44,96,131,151],"at":[49,70,74,83,100],"logic":[51],"level,":[52],"we":[53],"present":[54,67],"this":[56],"paper":[57],"a":[58,89],"novel":[59],"hierarchical":[60],"approach":[61],"to":[62,66,154],"We":[64],"propose":[65],"two":[71],"levels":[72],"-":[73],"flat":[76,156],"for":[78,103,107],"modules":[79,104],"or":[80],"sub-circuits,":[81],"higher":[85,123],"architectural":[86],"level":[87,124,130],"as":[88,117],"network":[90,121],"modules.":[92,125],"The":[93],"results":[94,143],"carried":[98],"out":[99],"are":[105],"used":[106],"calculating":[108],"delays":[110],"on":[111],"topological":[113],"determined":[116],"through":[119],"speed-up":[127,146],"module":[129],"analysis,":[132,152],"theory":[134],"Structurally":[136],"Synthesized":[137],"BDDs":[138],"(SSBDD)":[139],"used.":[141],"Experimental":[142],"demonstrate":[144],"considerable":[145],"SSBDD":[149],"based":[150],"compared":[153]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}