{"id":"https://openalex.org/W2842539730","doi":"https://doi.org/10.1109/meco.2018.8406004","title":"Clock domain crossing \u2014 An advanced course for future digital design engineers","display_name":"Clock domain crossing \u2014 An advanced course for future digital design engineers","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2842539730","doi":"https://doi.org/10.1109/meco.2018.8406004","mag":"2842539730"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2018.8406004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2018.8406004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071123240","display_name":"Mat\u011bj Bart\u00edk","orcid":"https://orcid.org/0000-0002-6035-1019"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Matej Bartik","raw_affiliation_strings":["Department of Digital Design, Czech Technical University in Prague"],"affiliations":[{"raw_affiliation_string":"Department of Digital Design, Czech Technical University in Prague","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5071123240"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.68760694,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/course","display_name":"Course (navigation)","score":0.7631576061248779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.567128598690033},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5188042521476746},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3703850507736206},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29263046383857727},{"id":"https://openalex.org/keywords/aerospace-engineering","display_name":"Aerospace engineering","score":0.15810590982437134}],"concepts":[{"id":"https://openalex.org/C2777552389","wikidata":"https://www.wikidata.org/wiki/Q1962728","display_name":"Course (navigation)","level":2,"score":0.7631576061248779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.567128598690033},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5188042521476746},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3703850507736206},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29263046383857727},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.15810590982437134},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco.2018.8406004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2018.8406004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1550099581","https://openalex.org/W2073110832","https://openalex.org/W2103681490","https://openalex.org/W2138015649","https://openalex.org/W2160474085","https://openalex.org/W2487362888","https://openalex.org/W2489513900","https://openalex.org/W2733745682"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W4318717247","https://openalex.org/W2267656092","https://openalex.org/W2317874921","https://openalex.org/W2736755255","https://openalex.org/W4362648715","https://openalex.org/W2009385780","https://openalex.org/W3082623308","https://openalex.org/W3120503679"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,19,34],"problem":[4],"of":[5,33,40],"crossing":[6],"digital":[7,12],"signals":[8],"in":[9,14],"a":[10,48],"multi-clock":[11],"designs":[13],"an":[15],"ASIC/FPGA":[16],"devices":[17],"and":[18,28,38],"practical":[20],"course":[21,44,55],"focused":[22],"on":[23],"advanced":[24],"FPGA":[25],"design":[26,47],"techniques":[27],"debugging":[29],"for":[30],"masters":[31],"students":[32],"study":[35],"branch":[36],"\u201cDesign":[37],"Programming":[39],"Embedded":[41],"Systems\u201d.":[42],"The":[43],"required":[45],"to":[46,53],"new":[49],"printed":[50],"circuit":[51],"board":[52],"support":[54],"specific":[56],"needs.":[57]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}