{"id":"https://openalex.org/W2735861022","doi":"https://doi.org/10.1109/meco.2017.7977227","title":"Pipeline circuit synthesis from Python code","display_name":"Pipeline circuit synthesis from Python code","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2735861022","doi":"https://doi.org/10.1109/meco.2017.7977227","mag":"2735861022"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2017.7977227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2017.7977227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084820164","display_name":"Andrej Tro\u0161t","orcid":"https://orcid.org/0000-0001-9641-5806"},"institutions":[{"id":"https://openalex.org/I153976015","display_name":"University of Ljubljana","ror":"https://ror.org/05njb9z20","country_code":"SI","type":"education","lineage":["https://openalex.org/I153976015"]}],"countries":["SI"],"is_corresponding":true,"raw_author_name":"Andrej Trost","raw_affiliation_strings":["Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109219710","display_name":"Andrej \u017demva","orcid":null},"institutions":[{"id":"https://openalex.org/I153976015","display_name":"University of Ljubljana","ror":"https://ror.org/05njb9z20","country_code":"SI","type":"education","lineage":["https://openalex.org/I153976015"]}],"countries":["SI"],"is_corresponding":false,"raw_author_name":"Andrej Zemva","raw_affiliation_strings":["Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084820164"],"corresponding_institution_ids":["https://openalex.org/I153976015"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09239195,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2004","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.9096822738647461},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.809789776802063},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.7410991191864014},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5909578800201416},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5130573511123657},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4319344460964203},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23355096578598022},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11324694752693176}],"concepts":[{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.9096822738647461},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.809789776802063},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7410991191864014},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5909578800201416},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5130573511123657},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4319344460964203},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23355096578598022},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11324694752693176}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco.2017.7977227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2017.7977227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W347636100","https://openalex.org/W1567935579","https://openalex.org/W1571464835","https://openalex.org/W1589266946","https://openalex.org/W1869677288","https://openalex.org/W2156498800","https://openalex.org/W2196429871","https://openalex.org/W2343695530","https://openalex.org/W2612093424","https://openalex.org/W6639336652","https://openalex.org/W6737776912"],"related_works":["https://openalex.org/W2207495067","https://openalex.org/W1906486629","https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W1761969858","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2132512458"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"methodology":[3],"and":[4,46,64],"tools":[5],"for":[6,27,52],"generating":[7],"pipeline":[8,54],"digital":[9],"circuits":[10],"from":[11,57],"an":[12],"algorithm":[13,29,34],"specification":[14],"in":[15,60],"Python":[16,20,62],"programming":[17],"language.":[18],"The":[19],"language":[21],"provides":[22],"a":[23,36,50,58],"feature":[24],"rich":[25],"environment":[26],"the":[28,33],"design.":[30],"Conversion":[31],"of":[32],"to":[35],"register-level":[37],"code,":[38],"such":[39],"as":[40],"Verilog,":[41],"requires":[42],"substantial":[43],"hardware":[44],"design":[45],"skills.":[47],"We":[48],"present":[49],"tool":[51],"automatic":[53],"circuit":[55],"synthesis":[56],"function":[59],"pure":[61],"code":[63],"example":[65],"case.":[66]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}