{"id":"https://openalex.org/W2489513900","doi":"https://doi.org/10.1109/meco.2016.7525779","title":"Hardware-software co-design: A practical course for future embedded engineers","display_name":"Hardware-software co-design: A practical course for future embedded engineers","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2489513900","doi":"https://doi.org/10.1109/meco.2016.7525779","mag":"2489513900"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2016.7525779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2016.7525779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 5th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071123240","display_name":"Mat\u011bj Bart\u00edk","orcid":"https://orcid.org/0000-0002-6035-1019"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Matej Bartik","raw_affiliation_strings":["Department of Digital Design, Czech Technical University in Prague"],"affiliations":[{"raw_affiliation_string":"Department of Digital Design, Czech Technical University in Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074234967","display_name":"Dominika Pichlova","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Dominika Pichlova","raw_affiliation_strings":["Department of Digital Design, Czech Technical University in Prague"],"affiliations":[{"raw_affiliation_string":"Department of Digital Design, Czech Technical University in Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101906485","display_name":"Hana Kub\u00e1tov\u00e1","orcid":"https://orcid.org/0000-0002-5011-6891"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Hana Kubatova","raw_affiliation_strings":["Department of Digital Design, Czech Technical University in Prague"],"affiliations":[{"raw_affiliation_string":"Department of Digital Design, Czech Technical University in Prague","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071123240"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":1.15698655,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80204011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"347","last_page":"350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7025278806686401},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6806568503379822},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6502920389175415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.612576961517334},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.5520612597465515},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5347688794136047},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5265474915504456},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.508635401725769},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4811186194419861},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.46674782037734985},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2616851031780243},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23499730229377747}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7025278806686401},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6806568503379822},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6502920389175415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.612576961517334},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.5520612597465515},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5347688794136047},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5265474915504456},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.508635401725769},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4811186194419861},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.46674782037734985},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2616851031780243},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23499730229377747},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco.2016.7525779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2016.7525779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 5th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1543861356","https://openalex.org/W2100835130","https://openalex.org/W2167717701"],"related_works":["https://openalex.org/W2197466303","https://openalex.org/W2367310356","https://openalex.org/W1748531671","https://openalex.org/W2462231960","https://openalex.org/W1512285683","https://openalex.org/W2187918628","https://openalex.org/W2136570321","https://openalex.org/W2359075490","https://openalex.org/W2094590132","https://openalex.org/W2090834869"],"abstract_inverted_index":{"This":[0,69],"paper":[1,70],"describes":[2],"the":[3,8,28,56,73,82,89],"way":[4],"how":[5],"to":[6,49],"teach":[7],"hardware-software":[9],"co-design":[10],"technique":[11],"and":[12,19,41,59,75,81],"basics":[13],"of":[14,27,77,84],"System-on-":[15],"Chip":[16],"(SoC)":[17],"design":[18,92],"architecture":[20],"on":[21,35],"a":[22,51],"practical":[23],"example":[24],"using":[25],"state":[26],"art":[29],"AP":[30],"SoC":[31],"(All":[32],"Programmable":[33],"System":[34],"Chip)":[36],"which":[37],"combines":[38],"FPGA":[39,57],"logic":[40,58],"dual-core":[42],"ARM":[43,63],"Cortex-A9":[44],"CPU.":[45],"Students":[46],"are":[47],"required":[48],"propose":[50],"new":[52],"peripheral":[53],"circuit":[54],"in":[55,93],"its":[60],"interconnection":[61],"with":[62],"CPU":[64],"by":[65],"an":[66],"AXI4-Lite":[67],"bus.":[68],"also":[71],"presents":[72],"structure":[74],"results":[76],"these":[78],"student's":[79],"projects":[80],"influence":[83],"previous":[85],"courses":[86],"oriented":[87],"towards":[88],"general":[90],"digital":[91],"Informatics":[94],"specialization":[95],"intended":[96],"for":[97],"future":[98],"embedded":[99],"engineers.":[100]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}