{"id":"https://openalex.org/W2483296075","doi":"https://doi.org/10.1109/meco.2016.7525710","title":"Multi-level parallelism analysis and system-level simulation for many-core Vision processor design","display_name":"Multi-level parallelism analysis and system-level simulation for many-core Vision processor design","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2483296075","doi":"https://doi.org/10.1109/meco.2016.7525710","mag":"2483296075"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2016.7525710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2016.7525710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 5th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083753543","display_name":"Jones Y. Mori","orcid":"https://orcid.org/0000-0001-6707-853X"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]},{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR","DE"],"is_corresponding":true,"raw_author_name":"Jones Y. Mori","raw_affiliation_strings":["Chair of Embedded Systems for Information Technology (ESIT), Ruhr-University, Bochum, Germany","Department of Mechanical Engineering, University of Brasilia, Brazil"],"affiliations":[{"raw_affiliation_string":"Chair of Embedded Systems for Information Technology (ESIT), Ruhr-University, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]},{"raw_affiliation_string":"Department of Mechanical Engineering, University of Brasilia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Michael Hubner","raw_affiliation_strings":["Department of Mechanical Engineering, University of Brasilia, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Mechanical Engineering, University of Brasilia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083753543"],"corresponding_institution_ids":["https://openalex.org/I150729083","https://openalex.org/I904495901"],"apc_list":null,"apc_paid":null,"fwci":0.7351,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74602527,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"201","issue":null,"first_page":"90","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8530377149581909},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6227884888648987},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6160966157913208},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.6066579818725586},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5957769155502319},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.560464084148407},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4690207540988922},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.45352065563201904},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45213738083839417},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.4517948627471924},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4333982467651367},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4295782446861267},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4208833873271942},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34976261854171753}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8530377149581909},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6227884888648987},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6160966157913208},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.6066579818725586},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5957769155502319},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.560464084148407},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4690207540988922},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.45352065563201904},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45213738083839417},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.4517948627471924},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4333982467651367},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4295782446861267},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4208833873271942},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34976261854171753},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco.2016.7525710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2016.7525710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 5th Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W606713757","https://openalex.org/W1501810904","https://openalex.org/W1535772458","https://openalex.org/W1555614281","https://openalex.org/W2031608929","https://openalex.org/W2052773149","https://openalex.org/W2099714261","https://openalex.org/W2133246242","https://openalex.org/W2145023731","https://openalex.org/W2171066426","https://openalex.org/W2196504684","https://openalex.org/W2213102686","https://openalex.org/W2460218925","https://openalex.org/W2542982946","https://openalex.org/W4234892375"],"related_works":["https://openalex.org/W2119904701","https://openalex.org/W4234221021","https://openalex.org/W2548514518","https://openalex.org/W2170029576","https://openalex.org/W2159088510","https://openalex.org/W2790192245","https://openalex.org/W2114638731","https://openalex.org/W4240606930","https://openalex.org/W1535590766","https://openalex.org/W2550704329"],"abstract_inverted_index":{"The":[0,111],"technology":[1],"convergence":[2],"and":[3,25,54,71,80,137],"the":[4,58,63,69,82,102,143],"evolution":[5],"of":[6,60,73,95,146],"embedded":[7,42],"systems":[8,18],"to":[9,20,40,100],"multi/many-core":[10],"architectures":[11],"allow":[12],"envisioning":[13],"future":[14],"cameras":[15],"as":[16],"many-core":[17,61,107,139],"able":[19],"process":[21],"complex":[22],"Image":[23],"Processing":[24],"Computer":[26],"Vision":[27],"(IP/CV)":[28],"applications.":[29],"IP/CV":[30,96],"algorithms":[31],"have":[32],"natural":[33],"parallelism":[34,93,131],"which":[35],"must":[36],"be":[37],"efficiently":[38],"explored":[39],"meet":[41],"application's":[43],"constraints":[44],"(real-time,":[45],"power":[46],"consumption,":[47],"silicon":[48],"area,":[49],"temperature":[50],"management,":[51],"fault":[52],"tolerance,":[53],"so":[55],"on).":[56],"In":[57,86],"case":[59],"architectures,":[62],"efficiency":[64],"comes":[65],"not":[66],"only":[67],"from":[68],"number":[70],"type":[72],"processing":[74],"cores":[75],"but":[76],"how":[77,81,99],"they":[78],"communicate":[79],"memory":[83],"is":[84,113],"organized.":[85],"this":[87,123],"work,":[88],"we":[89,127],"show":[90],"a":[91,116,129,133,138],"multi-level":[92],"study":[94],"algorithms/applications,":[97],"analyzing":[98],"explore":[101],"different":[103],"features":[104],"available":[105],"in":[106],"architecture's":[108],"design":[109],"space.":[110],"analysis":[112],"performed":[114],"using":[115],"high-level":[117],"SystemC/TLM2.0":[118],"platform":[119],"specially":[120],"developed":[121],"for":[122,142],"task.":[124],"As":[125],"results,":[126],"propose":[128],"hierarchical":[130],"extraction,":[132],"transparent":[134],"programming":[135],"model":[136],"architecture":[140],"template":[141],"next":[144],"generation":[145],"vision":[147],"processors.":[148]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}