{"id":"https://openalex.org/W2054596481","doi":"https://doi.org/10.1109/meco.2014.6862667","title":"FPGA low-power implementation of QRS detectors","display_name":"FPGA low-power implementation of QRS detectors","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2054596481","doi":"https://doi.org/10.1109/meco.2014.6862667","mag":"2054596481"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2014.6862667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2014.6862667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 3rd Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087183716","display_name":"Jovan Kova\u010devi\u0107","orcid":"https://orcid.org/0000-0001-9980-5797"},"institutions":[{"id":"https://openalex.org/I5936373","display_name":"University of Montenegro","ror":"https://ror.org/02drrjp49","country_code":"ME","type":"education","lineage":["https://openalex.org/I5936373"]}],"countries":["ME"],"is_corresponding":true,"raw_author_name":"Jovan Kova\u010devi\u0107","raw_affiliation_strings":["University of Montenegro, Podgorica, Montenegro"],"affiliations":[{"raw_affiliation_string":"University of Montenegro, Podgorica, Montenegro","institution_ids":["https://openalex.org/I5936373"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111500077","display_name":"Radovan Stojanovi\u0107","orcid":"https://orcid.org/0009-0008-7600-5082"},"institutions":[{"id":"https://openalex.org/I5936373","display_name":"University of Montenegro","ror":"https://ror.org/02drrjp49","country_code":"ME","type":"education","lineage":["https://openalex.org/I5936373"]}],"countries":["ME"],"is_corresponding":false,"raw_author_name":"Radovan Stojanovi\u0107","raw_affiliation_strings":["University of Montenegro, Podgorica, Montenegro"],"affiliations":[{"raw_affiliation_string":"University of Montenegro, Podgorica, Montenegro","institution_ids":["https://openalex.org/I5936373"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010755490","display_name":"Dejan Karadagli\u0107","orcid":"https://orcid.org/0000-0002-5549-3055"},"institutions":[{"id":"https://openalex.org/I195939026","display_name":"Glasgow Caledonian University","ror":"https://ror.org/03dvm1235","country_code":"GB","type":"education","lineage":["https://openalex.org/I195939026"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dejan Karadagli\u0107","raw_affiliation_strings":["Glasgow Caledonian University, UK"],"affiliations":[{"raw_affiliation_string":"Glasgow Caledonian University, UK","institution_ids":["https://openalex.org/I195939026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046164121","display_name":"Bogdan A\u0161anin","orcid":null},"institutions":[{"id":"https://openalex.org/I5936373","display_name":"University of Montenegro","ror":"https://ror.org/02drrjp49","country_code":"ME","type":"education","lineage":["https://openalex.org/I5936373"]}],"countries":["ME"],"is_corresponding":false,"raw_author_name":"Bogdan A\u0161anin","raw_affiliation_strings":["University of Montenegro, Podgorica, Montenegro"],"affiliations":[{"raw_affiliation_string":"University of Montenegro, Podgorica, Montenegro","institution_ids":["https://openalex.org/I5936373"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037047142","display_name":"\u017divorad Kova\u010devi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I5936373","display_name":"University of Montenegro","ror":"https://ror.org/02drrjp49","country_code":"ME","type":"education","lineage":["https://openalex.org/I5936373"]}],"countries":["ME"],"is_corresponding":false,"raw_author_name":"Zivorad Kova\u010devi\u0107","raw_affiliation_strings":["University of Montenegro, Podgorica, Montenegro"],"affiliations":[{"raw_affiliation_string":"University of Montenegro, Podgorica, Montenegro","institution_ids":["https://openalex.org/I5936373"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038425277","display_name":"Zlatko Bundalo","orcid":"https://orcid.org/0000-0003-4495-3201"},"institutions":[{"id":"https://openalex.org/I173887773","display_name":"University of Banja Luka","ror":"https://ror.org/0282m7c06","country_code":"BA","type":"education","lineage":["https://openalex.org/I173887773"]}],"countries":["BA"],"is_corresponding":false,"raw_author_name":"Zlatko Bundalo","raw_affiliation_strings":["University of Banja Luka, Banja Luka, Bosnia and Herzegovina"],"affiliations":[{"raw_affiliation_string":"University of Banja Luka, Banja Luka, Bosnia and Herzegovina","institution_ids":["https://openalex.org/I173887773"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005746763","display_name":"Ferid Softi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I173887773","display_name":"University of Banja Luka","ror":"https://ror.org/0282m7c06","country_code":"BA","type":"education","lineage":["https://openalex.org/I173887773"]}],"countries":["BA"],"is_corresponding":false,"raw_author_name":"Ferid Softi\u0107","raw_affiliation_strings":["University of Banja Luka, Banja Luka, Bosnia and Herzegovina"],"affiliations":[{"raw_affiliation_string":"University of Banja Luka, Banja Luka, Bosnia and Herzegovina","institution_ids":["https://openalex.org/I173887773"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5087183716"],"corresponding_institution_ids":["https://openalex.org/I5936373"],"apc_list":null,"apc_paid":null,"fwci":0.8511,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77721024,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7353002429008484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.716209888458252},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.669501781463623},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.572965681552887},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5297582745552063},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5130864381790161},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47021913528442383},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4624749422073364},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44951677322387695},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4345676898956299},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42267102003097534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4078114628791809},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3941410779953003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.348507821559906},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12138080596923828}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7353002429008484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.716209888458252},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.669501781463623},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.572965681552887},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5297582745552063},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5130864381790161},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47021913528442383},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4624749422073364},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44951677322387695},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4345676898956299},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42267102003097534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4078114628791809},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3941410779953003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.348507821559906},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12138080596923828},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/meco.2014.6862667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2014.6862667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 3rd Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},{"id":"pmh:oai:researchonline.gcu.ac.uk:openaire_cris_publications/01367dd9-c344-4b34-9b14-1b52371d19f4","is_oa":false,"landing_page_url":"https://researchonline.gcu.ac.uk/en/publications/01367dd9-c344-4b34-9b14-1b52371d19f4","pdf_url":null,"source":{"id":"https://openalex.org/S4306402566","display_name":"ResearchOnline (Glasgow Caledonian University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I195939026","host_organization_name":"Glasgow Caledonian University","host_organization_lineage":["https://openalex.org/I195939026"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Kovacevic, J, Stojanovic, R, Karadaglic, D, Asanin, B, Kovacevic, Z, Bundalo, Z & Softic, F 2014, FPGA low-power implementation of QRS detectors. in R Stojanovic, L Jozwiak & D Jurisic (eds), 2014 3rd Mediterranean Conference on Embedded Computing (MECO). IEEE, pp. 98-101, 2014 3rd Mediterranean Conference on Embedded Computing, Budva, Montenegro, 15/06/14. https://doi.org/10.1109/MECO.2014.6862667","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:researchonline.gcu.ac.uk:publications/01367dd9-c344-4b34-9b14-1b52371d19f4","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org.gcu.idm.oclc.org/xpl/articleDetails.jsp?tp=&arnumber=6862667&searchWithin%3Dp_Last_Names%3AKaradaglic%26matchBoolean%3Dtrue%26queryText%3D%28p_Authors%3AKaradaglic%29","pdf_url":null,"source":{"id":"https://openalex.org/S4306402566","display_name":"ResearchOnline (Glasgow Caledonian University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I195939026","host_organization_name":"Glasgow Caledonian University","host_organization_lineage":["https://openalex.org/I195939026"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kovacevic, J, Stojanovic, R, Karadaglic, D, Asanin, B, Kovacevic, Z, Bundalo, Z & Softic, F 2014, FPGA low-power implementation of QRS detectors. in R Stojanovic, L Jozwiak & D Jurisic (eds), 2014 3rd Mediterranean Conference on Embedded Computing (MECO). IEEE, pp. 98-101, 2014 3rd Mediterranean Conference on Embedded Computing, Budva, Montenegro, 15/06/14. https://doi.org/10.1109/MECO.2014.6862667","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1719300925","https://openalex.org/W2131223787","https://openalex.org/W2133758917","https://openalex.org/W2162273778"],"related_works":["https://openalex.org/W2366961778","https://openalex.org/W1572721274","https://openalex.org/W4384916994","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"low":[4],"power":[5,67],"implementation":[6],"of":[7,20,37,50,56,66,78,108],"the":[8,26,35,42,54,57,61,64,76,79,100,106],"algorithms":[9,24],"for":[10,25],"QRS":[11],"complex":[12],"detection":[13],"in":[14,73,105],"FPGA":[15],"technology.":[16],"We":[17],"used":[18],"cases":[19,98],"Balda":[21],"and":[22,53,89,113],"Pan-Tompkins":[23],"case":[27],"study.":[28],"The":[29,85,97],"optimization":[30,87,101],"methodology":[31,88],"is":[32,71],"based":[33],"on":[34,47],"use":[36],"heterogeneous":[38],"logic":[39,51],"blocks,":[40],"pipelining,":[41],"variable":[43],"code":[44],"word":[45],"lengths,":[46],"chip":[48,80],"reorganizing":[49],"blocks":[52],"control":[55],"clocks.":[58],"By":[59],"applying":[60],"proposed":[62,86],"techniques,":[63],"reduction":[65,77],"consumption":[68],"by":[69,82],"71%":[70],"achieved,":[72],"addition":[74],"to":[75,94],"occupancy":[81],"approx.":[83],"91%.":[84],"techniques":[90],"are":[91,111],"also":[92],"applicable":[93],"other":[95],"applications.":[96],"when":[99],"could":[102],"be":[103],"justified":[104],"term":[107],"project":[109],"complexity":[110],"analysed":[112],"discussed.":[114]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}