{"id":"https://openalex.org/W2000168147","doi":"https://doi.org/10.1109/meco.2013.6601372","title":"A case study on exploration of last-level cache for energy reduction in DDR3 DRAM","display_name":"A case study on exploration of last-level cache for energy reduction in DDR3 DRAM","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2000168147","doi":"https://doi.org/10.1109/meco.2013.6601372","mag":"2000168147"},"language":"en","primary_location":{"id":"doi:10.1109/meco.2013.6601372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2013.6601372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 2nd Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070360068","display_name":"Su Myat Min","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Su Myat Min","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035736924","display_name":"Haris Javaid","orcid":"https://orcid.org/0009-0008-3472-0803"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Haris Javaid","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079126989","display_name":"Aleksandar Ignjatovi\u0107","orcid":"https://orcid.org/0000-0001-7427-4934"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Aleksandar Ignjatovic","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06672026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"42","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12238","display_name":"Green IT and Sustainability","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8159710168838501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7769802808761597},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.728835940361023},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6773487329483032},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5870803594589233},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5584365725517273},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5517187714576721},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5127331018447876},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5066155195236206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.503924548625946},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4864489734172821},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.46307647228240967},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.43507906794548035},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3521985411643982},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27878841757774353},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.25604861974716187},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12388730049133301},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0941685140132904}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8159710168838501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7769802808761597},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.728835940361023},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6773487329483032},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5870803594589233},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5584365725517273},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5517187714576721},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5127331018447876},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5066155195236206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.503924548625946},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4864489734172821},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.46307647228240967},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.43507906794548035},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3521985411643982},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27878841757774353},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.25604861974716187},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12388730049133301},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0941685140132904}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/meco.2013.6601372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/meco.2013.6601372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 2nd Mediterranean Conference on Embedded Computing (MECO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W1963568716","https://openalex.org/W1978007292","https://openalex.org/W2010855801","https://openalex.org/W2026192802","https://openalex.org/W2085748534","https://openalex.org/W2100108901","https://openalex.org/W2100384468","https://openalex.org/W2110151071","https://openalex.org/W2120815613","https://openalex.org/W2122646225","https://openalex.org/W2129513794","https://openalex.org/W2135464889","https://openalex.org/W2138488896","https://openalex.org/W2138506171","https://openalex.org/W2139717179","https://openalex.org/W2143823686","https://openalex.org/W2147832021","https://openalex.org/W2147932103","https://openalex.org/W2168830832","https://openalex.org/W3025212153","https://openalex.org/W4230426441","https://openalex.org/W4231072903","https://openalex.org/W4242758709","https://openalex.org/W6681711366"],"related_works":["https://openalex.org/W2535115842","https://openalex.org/W2118932116","https://openalex.org/W2133489088","https://openalex.org/W2116323004","https://openalex.org/W2298260853","https://openalex.org/W2741504934","https://openalex.org/W2539712666","https://openalex.org/W2396934146","https://openalex.org/W2020176098","https://openalex.org/W2006655698"],"abstract_inverted_index":{"This":[0],"paper":[1],"studies":[2],"the":[3,22,36,51,55,80,119,124,131,168,177],"effects":[4],"of":[5,25,38,54,69,79,89,94,170,182,192],"last-level":[6,18,56,62,120,132,146,193],"cache":[7,19,57,63,147,194],"on":[8],"DRAM":[9,70,107,125],"energy":[10,47,52,96,160,199],"consumption.":[11],"In":[12],"particular,":[13],"we":[14,186],"explore":[15],"how":[16],"different":[17],"configurations":[20],"affect":[21],"idle":[23,30],"periods":[24,31],"DRAM,":[26,90],"and":[27,58,77,122,141,190],"whether":[28],"those":[29],"can":[32,155,195],"be":[33],"exploited":[34],"through":[35],"use":[37,78,169],"self":[39,81,109,150,171],"refresh":[40,82,110,151,172],"power":[41,67,83,88,101,111,152,173],"down":[42,84,112,153,174],"mode":[43,85,102,113,154,175],"to":[44,75,104,108,158,162],"enable":[45],"maximum":[46,181],"reduction":[48],"in":[49,197],"both":[50],"consumption":[53,68],"DRAM.":[59],"A":[60],"suitable":[61],"configuration":[64,148],"reduces":[65,86],"active":[66],"by":[71,179],"reducing":[72],"read/write":[73],"accesses":[74],"it":[76],"background":[87],"creating":[91],"a":[92,100,115,127,163,180],"possibility":[93],"significant":[95,198],"reduction.":[97],"We":[98,134],"propose":[99],"controller":[103],"adaptively":[105],"transition":[106],"when":[114,126],"memory":[116,128,165,202],"request":[117,129],"hits":[118],"cache,":[121],"activate":[123],"misses":[130],"cache.":[133],"experimented":[135],"with":[136,149,204],"eight":[137],"applications":[138],"from":[139],"mediabench,":[140],"found":[142],"that":[143,188],"an":[144],"optimal":[145],"save":[156],"up":[157],"89%":[159],"compared":[161],"standard":[164],"controller.":[166],"Additionally,":[167],"degraded":[176],"performance":[178,206],"2%":[183],"only.":[184],"Thus,":[185],"conclude":[187],"exploration":[189],"optimization":[191],"result":[196],"savings":[200],"for":[201],"subsystem":[203],"little":[205],"degradation.":[207]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}