{"id":"https://openalex.org/W2082017117","doi":"https://doi.org/10.1109/mdt.2012.2220332","title":"Surrogate Model-Based Self-Calibrated Design for Process and Temperature Compensation in Analog/RF Circuits","display_name":"Surrogate Model-Based Self-Calibrated Design for Process and Temperature Compensation in Analog/RF Circuits","publication_year":2012,"publication_date":"2012-09-24","ids":{"openalex":"https://openalex.org/W2082017117","doi":"https://doi.org/10.1109/mdt.2012.2220332","mag":"2082017117"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2012.2220332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2220332","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078795740","display_name":"Ting Zhu","orcid":"https://orcid.org/0000-0001-8633-4877"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ting Zhu","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA","Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006820388","display_name":"M. B. Steer","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael B. Steer","raw_affiliation_strings":["North Carolina State University, USA","Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074605796","display_name":"Paul D. Franzon","orcid":"https://orcid.org/0000-0002-6048-5770"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul D. Franzon","raw_affiliation_strings":["North Carolina State University, USA","Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2498,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.61750255,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"29","issue":"6","first_page":"74","last_page":"83"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6981298923492432},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.6926945447921753},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6301465034484863},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5956804752349854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5936456322669983},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5732734203338623},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5653885006904602},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5485823154449463},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4937032163143158},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4407029151916504},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4310492277145386},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4289966821670532},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2616361081600189},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17876890301704407},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08813661336898804}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6981298923492432},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.6926945447921753},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6301465034484863},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5956804752349854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5936456322669983},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5732734203338623},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5653885006904602},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5485823154449463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4937032163143158},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4407029151916504},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4310492277145386},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4289966821670532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2616361081600189},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17876890301704407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08813661336898804},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2012.2220332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2220332","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1986751201","https://openalex.org/W2015680436","https://openalex.org/W2074000654","https://openalex.org/W2083467250","https://openalex.org/W2099966101","https://openalex.org/W2105092519","https://openalex.org/W2106944478","https://openalex.org/W2123394857","https://openalex.org/W2123516803","https://openalex.org/W2131294565","https://openalex.org/W2478899349","https://openalex.org/W3004784263","https://openalex.org/W6676169587"],"related_works":["https://openalex.org/W1526857568","https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W4242619554","https://openalex.org/W2023977730","https://openalex.org/W2246013696","https://openalex.org/W2037625031","https://openalex.org/W2161524358","https://openalex.org/W2129294024"],"abstract_inverted_index":{"Analog":[0],"circuits":[1],"designed":[2],"in":[3,13],"submicrometer":[4],"nodes":[5],"suffer":[6],"from":[7],"process":[8,41],"variations,":[9],"typically":[10],"requiring":[11],"calibration":[12],"order":[14],"to":[15,21,31,37],"center":[16],"their":[17],"performance":[18],"parameters":[19],"and":[20],"recover":[22],"yield":[23],"loss.":[24],"This":[25],"article":[26],"presents":[27],"a":[28],"design":[29],"flow":[30],"find":[32],"appropriate":[33],"tuning":[34],"knob":[35],"settings":[36],"compensate":[38],"for":[39],"different":[40],"variation":[42],"scenarios.":[43]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}