{"id":"https://openalex.org/W2154969678","doi":"https://doi.org/10.1109/mdt.2012.2217471","title":"A New Approach for Automatic Test Pattern Generation in Register Transfer Level Circuits","display_name":"A New Approach for Automatic Test Pattern Generation in Register Transfer Level Circuits","publication_year":2012,"publication_date":"2012-09-06","ids":{"openalex":"https://openalex.org/W2154969678","doi":"https://doi.org/10.1109/mdt.2012.2217471","mag":"2154969678"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2012.2217471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2217471","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065199835","display_name":"Mohammad Mirzaei","orcid":"https://orcid.org/0000-0001-5151-7411"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Mirzaei","raw_affiliation_strings":["Sharif University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sharif University of Technology","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113765742","display_name":"Mahmoud Tabandeh","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahmoud Tabandeh","raw_affiliation_strings":["Sharif University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sharif University of Technology","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Bijan Alizadeh","raw_affiliation_strings":["University of Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["University of Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1587,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.79661331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"30","issue":"4","first_page":"49","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7270036339759827},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7067071795463562},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5874215364456177},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5184944868087769},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.4527745842933655},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4495958089828491},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4452960789203644},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.4269596338272095},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4125870168209076},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.41151729226112366},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40131908655166626},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39521533250808716},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.36005252599716187},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18755751848220825},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.16333073377609253},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1308588683605194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09666788578033447}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7270036339759827},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7067071795463562},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5874215364456177},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5184944868087769},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.4527745842933655},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4495958089828491},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4452960789203644},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.4269596338272095},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4125870168209076},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.41151729226112366},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40131908655166626},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39521533250808716},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.36005252599716187},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18755751848220825},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.16333073377609253},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1308588683605194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09666788578033447},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2012.2217471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2217471","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1497002191","https://openalex.org/W2013634896","https://openalex.org/W2070574955","https://openalex.org/W2073306964","https://openalex.org/W2111334369","https://openalex.org/W2115443376","https://openalex.org/W2124618076","https://openalex.org/W2171318521","https://openalex.org/W2171399778","https://openalex.org/W3144091741","https://openalex.org/W4234489476","https://openalex.org/W4234537939","https://openalex.org/W4236249712","https://openalex.org/W6629901082"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W2021253405","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1991935474","https://openalex.org/W2786111245"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"an":[5],"approach":[6,57],"to":[7,66],"generate":[8],"high-level":[9],"test":[10,48],"patterns":[11],"from":[12],"the":[13,78],"arithmetic":[14],"model":[15],"of":[16,64],"a":[17,22,29,62],"register-transfer-level":[18],"(RTL)":[19],"circuit":[20,89],"using":[21,77],"hybrid":[23],"canonical":[24],"data":[25],"structure":[26],"based":[27],"on":[28],"decision":[30],"diagram.":[31],"High-level":[32],"simplified":[33],"and":[34,99],"fast":[35],"symbolic":[36],"path":[37],"activation":[38],"strategy":[39],"as":[40,42],"well":[41],"input":[43],"justification":[44],"is":[45],"combined":[46],"with":[47],"pattern":[49],"generation":[50],"for":[51,61,86],"circuits":[52],"under":[53],"consideration.":[54],"The":[55,70],"current":[56],"has":[58],"been":[59],"implemented":[60],"range":[63],"small":[65],"large":[67],"benchmark":[68],"circuits.":[69],"results":[71],"clearly":[72],"demonstrate":[73],"that":[74],"tests":[75],"generated":[76],"proposed":[79],"method":[80],"have":[81],"achieved":[82],"high":[83],"fault":[84],"coverage":[85],"known":[87],"sequential":[88],"benchmarks":[90],"in":[91],"very":[92],"short":[93],"central":[94],"processing":[95],"unit":[96],"(CPU)":[97],"time":[98],"minimum":[100],"memory":[101],"usage.":[102]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}