{"id":"https://openalex.org/W2612483706","doi":"https://doi.org/10.1109/mdt.2012.2211093","title":"Physically-Aware Analysis of Systematic Defects in Integrated Circuits","display_name":"Physically-Aware Analysis of Systematic Defects in Integrated Circuits","publication_year":2012,"publication_date":"2012-08-02","ids":{"openalex":"https://openalex.org/W2612483706","doi":"https://doi.org/10.1109/mdt.2012.2211093","mag":"2612483706"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2012.2211093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2211093","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035594701","display_name":"Wing Chiu Tam","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wing Chiu Tam","raw_affiliation_strings":["Nvidia Corporation, India"],"affiliations":[{"raw_affiliation_string":"Nvidia Corporation, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039038157","display_name":"R. D. Blanton","orcid":"https://orcid.org/0000-0001-6108-2925"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. D. Blanton","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035594701"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.982,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.79970284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"29","issue":"5","first_page":"81","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.847956657409668},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5733858942985535},{"id":"https://openalex.org/keywords/semiconductor-industry","display_name":"Semiconductor industry","score":0.5628608465194702},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5252159237861633},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.5191444754600525},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49198123812675476},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47879156470298767},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.47346583008766174},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.45336443185806274},{"id":"https://openalex.org/keywords/risk-analysis","display_name":"Risk analysis (engineering)","score":0.40719643235206604},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.38783547282218933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35389626026153564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25409701466560364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12468099594116211},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.10443523526191711}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.847956657409668},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5733858942985535},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.5628608465194702},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5252159237861633},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.5191444754600525},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49198123812675476},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47879156470298767},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.47346583008766174},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.45336443185806274},{"id":"https://openalex.org/C112930515","wikidata":"https://www.wikidata.org/wiki/Q4389547","display_name":"Risk analysis (engineering)","level":1,"score":0.40719643235206604},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.38783547282218933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35389626026153564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25409701466560364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12468099594116211},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.10443523526191711},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2012.2211093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2211093","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6399999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W566385658","https://openalex.org/W1555407400","https://openalex.org/W1564266201","https://openalex.org/W1592689466","https://openalex.org/W1831960804","https://openalex.org/W1968822720","https://openalex.org/W1975803260","https://openalex.org/W1994432930","https://openalex.org/W2031180652","https://openalex.org/W2044962342","https://openalex.org/W2080209014","https://openalex.org/W2103776047","https://openalex.org/W2107568030","https://openalex.org/W2107609659","https://openalex.org/W2110748353","https://openalex.org/W2122132511","https://openalex.org/W2131819669","https://openalex.org/W2138223068","https://openalex.org/W2138275253","https://openalex.org/W2144328631","https://openalex.org/W2147068791","https://openalex.org/W2153457918","https://openalex.org/W2156134515","https://openalex.org/W2156294156","https://openalex.org/W2162464888","https://openalex.org/W2165162946","https://openalex.org/W4250556527","https://openalex.org/W4253418633","https://openalex.org/W6642301974","https://openalex.org/W6658128152","https://openalex.org/W6680501769"],"related_works":["https://openalex.org/W1979703647","https://openalex.org/W2796831252","https://openalex.org/W2917828100","https://openalex.org/W2361830001","https://openalex.org/W2545489593","https://openalex.org/W2146075642","https://openalex.org/W1529487987","https://openalex.org/W2388589331","https://openalex.org/W1569991298","https://openalex.org/W2286729419"],"abstract_inverted_index":{"Design-induced":[0],"systematic":[1],"defects":[2],"are":[3],"serious":[4],"threats":[5],"to":[6,15,23],"the":[7,25,32],"semiconductor":[8],"industry.":[9],"This":[10],"paper":[11],"develops":[12],"novel":[13],"techniques":[14],"identify":[16],"and":[17,30,35],"prevent":[18],"such":[19],"defects,":[20],"which":[21],"facilitate":[22],"evaluate":[24],"effectiveness":[26],"of":[27],"DFM":[28],"rules":[29],"improve":[31],"manufacturing":[33],"process":[34],"design":[36],"for":[37],"yield":[38],"enhancement.":[39]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}